Abstract
This paper describes the implementation of the Advanced Encryption Standard (AES) for a specific hardware architecture, which was developed based on the combination of different design paradigms. The architecture comprises synchronous and systematic bit–serial processing without a central controlling instance. To realize the AES cipher, we extended the architecture by designing specific elements. That means, we deeply analyzed the encryption algorithm and identified hardware characteristics leading to an optimal area and run–time efficient implementation. The implementation of AES is done with the developed synthesis tool of the hardware architecture in synthesizable VHDL code. For testing purposes, we simulated the generated VHDL code and ran some tests on an FPGA board.
Keywords
- Data Packet
- Advance Encryption Standard
- Pipeline Architecture
- Control Marker
- Advance Encryption Standard Algorithm
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Fischer, V., Drutarovský, M.: Two Methods of Rijndael Implementation in Reconfigurable Hardware. In: Koç, Ç.K., Naccache, D., Paar, C. (eds.) CHES 2001. LNCS, vol. 2162, pp. 77–92. Springer, Heidelberg (2001)
Jacobson, H.M., Kudva, P.N., Bose, P., Cook, P.W., Schuster, S.E., Mercer, E.G., Myers, C.J.: Synchronous Interlocked Pipelines. In: 8th Intern. Symposium on Asynchronous Circuits and Systems (April 2002)
Järvinen, K.U., Tommiska, M.T., Skyttä, J.O.: A Fully Pipelined Memoryless 17.8 Gbps AES-128 Encryptor. In: FPGA 2003: Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays, pp. 207–215. ACM, New York (2003)
Mui, E.N.: Practical Implementation of Rijndael S-Box Using Combinational Logic (2007), http://www.xess.com/projects/Rijndael_SBox.pdf
Renshaw, D., Denyer, P.: VLSI Signal Processing: A Bit Serial Approach. Addison-Wesley, Reading (1985)
Rettberg, A., Dittmann, F., Zanella, M.C., Lehmann, T.: Towards a High-Level Synthesis of Reconfigurable Bit-Serial Architectures. In: Proceedings of the SBCCI 2003, Sao Paulo, Brazil, September 8-11 (2003)
Rettberg, A., Zanella, M.C., Bobda, C., Lehmann, T.: A Fully Self-Timed Bit-Serial Pipeline Architecture for Embedded Systems. In: Proceedings of the DATE 2003, Messe Munich, Munich, Germany, March 3-7 (2003)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2009 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Weber, R., Rettberg, A. (2009). Implementation of the AES Algorithm for a Reconfigurable, Bit Serial, Fully Pipelined Architecture. In: Becker, J., Woods, R., Athanas, P., Morgan, F. (eds) Reconfigurable Computing: Architectures, Tools and Applications. ARC 2009. Lecture Notes in Computer Science, vol 5453. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-00641-8_37
Download citation
DOI: https://doi.org/10.1007/978-3-642-00641-8_37
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-00640-1
Online ISBN: 978-3-642-00641-8
eBook Packages: Computer ScienceComputer Science (R0)