Lecture Notes in Computer Science 5657

Commenced Publication in 1973
Founding and Former Series Editors:
Gerhard Goos, Juris Hartmanis, and Jan van Leeuwen

Editorial Board

David Hutchison
Lancaster University, UK

Takeo Kanade
Carnegie Mellon University, Pittsburgh, PA, USA

Josef Kittler
University of Surrey, Guildford, UK

Jon M. Kleinberg
Cornell University, Ithaca, NY, USA

Alfred Kobsa
University of California, Irvine, CA, USA

Friedemann Mattern
ETH Zurich, Switzerland

John C. Mitchell
Stanford University, CA, USA

Moni Naor
Weizmann Institute of Science, Rehovot, Israel

Oscar Nierstrasz
University of Bern, Switzerland

C. Pandu Rangan
Indian Institute of Technology, Madras, India

Bernhard Steffen
University of Dortmund, Germany

Madhu Sudan
Microsoft Research, Cambridge, MA, USA

Demetri Terzopoulos
University of California, Los Angeles, CA, USA

Doug Tygar
University of California, Berkeley, CA, USA

Gerhard Weikum
Max-Planck Institute of Computer Science, Saarbruecken, Germany

Koen Bertels Nikitas Dimopoulos
Cristina Silvano Stephan Wong (Eds.)

Embedded Computer Systems: Architectures, Modeling, and Simulation

9th International Workshop, SAMOS 2009
Samos, Greece, July 20-23, 2009
Proceedings

Springer

Volume Editors

Koen Bertels
Stephan Wong
Delft University of Technology
Mekelweg 4, 2628 CD Delft, The Netherlands
E-mail: {k.l.m.bertels,j.s.s.m.wong}@tudelft.nl

Nikitas Dimopoulos
University of Victoria
Department of Electrical and Computer Engineering
P.O. Box 3055, Victoria, BC, V8W 3P6, Canada
E-mail: nikitas@ece.uvic.ca

Cristina Silvano
Politecnico di Milano
Dipartimento di Elettronica e Informazione
P.za Leonardo Da Vinci 32, 20133 Milan, Italy
E-mail: silvano@elet.polimi.it

Library of Congress Control Number: 2009930367

CR Subject Classification (1998): C, B

LNCS Sublibrary: SL 1 – Theoretical Computer Science and General Issues

ISSN 0302-9743
ISBN-10 3-642-03137-4 Springer Berlin Heidelberg New York
ISBN-13 978-3-642-03137-3 Springer Berlin Heidelberg New York

This work is subject to copyright. All rights are reserved, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, re-use of illustrations, recitation, broadcasting, reproduction on microfilms or in any other way, and storage in data banks. Duplication of this publication or parts thereof is permitted only under the provisions of the German Copyright Law of September 9, 1965, in its current version, and permission for use must always be obtained from Springer. Violations are liable to prosecution under the German Copyright Law.

springer.com

© Springer-Verlag Berlin Heidelberg 2009
Printed in Germany

Typesetting: Camera-ready by author, data conversion by Scientific Publishing Services, Chennai, India
Printed on acid-free paper SPIN: 12718269 06/3180 5 4 3 2 1 0

Preface

The SAMOS workshop is an international gathering of highly qualified researchers from academia and industry, sharing ideas in a 3-day lively discussion on the quiet and inspiring northern mountainside of the Mediterranean island of Samos. The workshop meeting is one of two co-located events (the other event being the IC-SAMOS). As a tradition, the workshop features presentations in the morning, while after lunch all kinds of informal discussions and nut-cracking gatherings take place. The workshop is unique in the sense that not only solved research problems are presented and discussed but also (partly) unsolved problems and in-depth topical reviews can be unleashed in the scientific arena. Consequently, the workshop provides the participants with an environment where collaboration rather than competition is fostered.

The SAMOS conference and workshop were established in 2001 by Stamatis Vassiliadis with the goals outlined above in mind, and located on Samos, one of the most beautiful islands of the Aegean.

The rich historical and cultural environment of the island, coupled with the intimate atmosphere and the slow pace of a small village by the sea in the middle of the Greek summer, provide a very conducive environment where ideas can be exchanged and shared freely.

SAMOS IX followed the series of workshops started in 2001 in a new expanded program including three special sessions to discuss challenging research trends. This year, the workshop celebrated its ninth anniversary, and 18 papers were presented which were carefully selected out of 52 submissions resulting in an acceptance rate of 34.6%. Each submission was thoroughly reviewed by at least three reviewers and considered by the international Program Committee during its meeting at Delft in March 2009. Indicative of the wide appeal of the workshop is the fact that the submitted works originated from a wide international community. More in detail, the regular papers come from 19 countries: Austria (2), Belgium (2), Brazil (1), Canada (1), Finland (8), France (6), Germany (5), Greece (3), India (1), Italy (3), Japan(1), Norway (2), Russia (1), Spain (2), Sweden (2), Switzerland (2), The Netherlands (7), UK (1) and USA (2).

Additionally, three special sessions were organized on topics of current interest: (1) "Instruction-set Customization", (2) "Reconfigurable Computing and Processor Architectures", and (3) "Mastering Cell BE and GPU Execution Platforms". Each special session used its own review procedures, and was given the opportunity to include some relevant works selected from the regular papers submitted to the workshop in addition to some invited papers. Globally, 14 papers were included in the three special sessions. The workshop program also included one keynote speech by Yale Patt from the University of Texas at Austin.

A workshop like this cannot be organized without the help of many people. First of all, we would like to thank the members of the Steering and Program Committees and the external referees for their dedication and diligence in selecting the technical papers. The investment of their time and insight was very much appreciated. Then, we would like to express our sincere gratitude to Karin Vassiliadis for her continuous dedication in organizing the workshop. We also would like to thank Carlo Galuzzi for managing the financial issues, Sebastian Isaza for maintaining the Website and publicizing the event, Zubair Nawaz for managing the submission system, and Dimitris Theodoropoulos and Carlo Galuzzi (again) for preparing the workshop proceedings. We also thank Lidwina Tromp for her continuous effort in the workshop organization.

We hope that the attendees enjoyed the SAMOS IX workshop in all its aspects, including many informal discussions and gatherings. We trust that you will find this year's SAMOS workshop proceedings enriching and interesting.

July 2009

Koen Bertels
Cristina Silvano
Nikitas Dimopoulos
Stephan Wong

Organization

General Co-chairs

N. Dimopoulos	University of Victoria, Canada
S. Wong	TU Delft, The Netherlands

Program Co-chairs

K. Bertels	TU Delft, The Netherlands
C. Silvano	Politecnico di Milano, Italy

Special Session Co-chairs

L. Carro	UFRGS, Brazil
E. Deprettere	Leiden University, The Netherlands
C. Galuzzi	TU Delft, The Netherlands
A. Varbanescu	TU Delft, The Netherlands
S. Wong	TU Delft, The Netherlands

Proceedings Co-chairs

C. Galuzzi	TU Delft, The Netherlands
D. Theodoropoulos	TU Delft, The Netherlands

Web and Publicity Chair

S. Isaza	TU Delft, The Netherlands

Submissions Chair

Z. Nawaz	TU Delft, The Netherlands

Finance Chair

C. Galuzzi	TU Delft, The Netherlands

Symposium Board

S. Bhattacharyya	University of Maryland, USA
G.N. Gaydadijev	TU Delft, The Netherlands

J. Glossner	Sandbridge Technologies, USA
A.D. Pimentel	University of Amsterdam, The Netherlands
J. Takala	Tampere University of Technology, Finland (Chairperson)

Steering Committee

L. Carro	UFRGS, Brazil
E. Deprettere	Leiden University, The Netherlands
N. Dimopoulos	University of Victoria, Canada
T. D. Hämäläinen	Tampere University of Technology, Finland
S. Wong	TU Delft, The Netherlands

Program Committee

C. Basto	NXP, USA
J. Becker	Karlsruhe University, Germany
M. Berekovic	TU Braunschweig, Germany
S. Chakraborty	University of Singapore, Singapore
F. Ferrandi	Politecnico di Milano, Italy
G. Fettweis	TU Dresden, Germany
J. Flich	Technical University of Valencia, Spain
W. Fornaciari	Politecnico di Milano, Italy
P. French	TU Delft, The Netherlands
K. Goossens	NXP, The Netherlands
D. Guevorkian	Nokia, Finland
R. Gupta	University of California Riverside, USA
C. Haubelt	University of Erlangen-Nüremberg, Germany
M. Hännikäinen	Tampere University of Technology, Finland
D. Iancu	Sandbridge Technologies, USA
V. Iordanov	Philips, The Netherlands
H. Jeschke	University of Hannover, Germany
C. Jesshope	University of Amsterdam, The Netherlands
W. Karl	University of Karlsruhe, Germany
M. Katevenis	FORTH-ICS and University of Crete, Greece
A. Koch	TU Darmstadt, Germany
K. Kuchcinski	Lund University, Sweden
D. Liu	Linköping University, Sweden
W. Luk	Imperial College, UK
J. McAllister	Queen's University of Belfast, UK
D. Milojevic	Université Libre de Bruxelles, Belgium
A. Moshovos	University of Toronto, Canada
T. Mudge	University of Michigan, United States
N. Navarro	Technical University of Catalonia, Spain
A. Orailoglu	University of California San Diego, USA
B. Pottier	Université de Bretagne Occidentale, France

K. Rudd	Intel, USA
T. Sauter	Austrian Academy of Sciences, Austria
P-M. Seidel	SMU University, USA
H. Schröder	University of Dortmund, Germany
F. Silla	Technical University of Valencia, Spain
M. Sima	University of Victoria, Canada
G. Theodoridis	Aristotle University of Thessaloniki, Greece
L. Vintan	University of Sibiu, Romania

Reviewers

Aaltonen, Timo
Agosta, Giovanni
Ali, Zeyshan
Alvarez, Mauricio
Arnold, Oliver
Arpinen, Tero
Azevedo, Arnaldo
Basto, Carlos
Becker, Juergen
Becker, Tobias
Berekovic, Mladen
Blume, Steffen
Bournoutian, Garo
Buchty, Rainer
Chakraborty, Samarjit
Chen, MingJing
Ciobanu, Catalin
Deprettere, Ed
Dimitrakopoulos, Giorgos
Dimopoulos, Nikitas
Ehliar, Andreas
Feng, Min
Ferrandi, Fabrizio
Fettweis, Gerhard
Flatt, Holger
Flich, José
Flynn, Michael
Fornaciari, William
French, Paddy
Galuzzi, Carlo
Gelado, Isaac
Glossner, John
Goossens, Kees
Guevorkian, David
Gupta, Rajiv
Hanke, Mathias
Hännikäinen, Marko
Haubelt, Christian
Iancu, Daniel
Isaza, Sebastian
Jeschke, Hartwig
Jesshope, Chris
Jin, Qiwei
Kakarountas, Athanasios
Karl, Wolfgang
Karlström, Per
Katevenis, Manolis
Kellomäki, Pertti
Klussmann, Heiko
Kuchcinski, Krzysztof
Lee, Kwangyoon
Limberg, Torsten
Liu, Dake
Luk, Wayne
Mamidi, Suman
Martin-Langerwerf, Javier
Martorell, Xavier
McAllister, John
Merino, Julio
Milojevic, Dragomir
Moshovos, Andreas
Mudge, Trevor
Nagarajan, Vijay
Najjar, Walid
Navarro, Nacho
Nikolopoulos, Dimitrios
Nolte, Norman
Norkin, Andrey

Orailoglu, Alex
Pilato, Christian
Pottier, Bernard
Rudd, Kevin
Sauter, Thilo
Sazeides, Yiannakis
Schröder, Hartmut
Schulte, Michael
Seo, Sangwon
Silla, Federico
Silvano, Cristina
Sima, Mihai
Sima, Vlad-Mihai
Spinean, Bogdan
Takala, Jarmo
Theodoridis, George
Thomas, David
Tian, Chen
Tsoi, Brittle
Vintan, Lucian
Westermann, Peter
Woh, Mark
Wong, Stephan
Wu, Di
Yang, Chengmo
Zaccaria, Vittorio

Table of Contents

Beachnote

What Else Is Broken? Can We Fix It? 1
Yale Patt

Architectures for Multimedia

Programmable and Scalable Architecture for Graphics Processing Units 2
Carlos S. de La Lama, Pekka Jääskeläinen, and Jarmo Takala

The Abstract Streaming Machine: Compile-Time Performance Modelling of Stream Programs on Heterogeneous Multiprocessors 12
Paul M. Carpenter, Alex Ramirez, and Eduard Ayguade

CABAC Accelerator Architectures for Video Compression in Future Multimedia: A Survey 24
Yahya Jan and Lech Jozwiak

Programmable Accelerators for Reconfigurable Video Decoder 36
Tero Rintaluoma, Timo Reinikka, Joona Rouvinen, Jani Boutellier, Pekka Jääskeläinen, and Olli Silvén

Scenario Based Mapping of Dynamic Applications on MPSoC: A 3D Graphics Case Study 48
Narasinga Rao Miniskar, Elena Hammari, Satyakiran Munaga, Stylianos Mamagkakis, Per Gunnar Kjeldsberg, and Francky Catthoor

Multiple Description Scalable Coding for Video Transmission over Unreliable Networks 58
Roya Choupani, Stephan Wong, and Mehmet R. Tolun

Multi/Many Cores Architectures

Evaluation of Different Multithreaded and Multicore Processor Configurations for SoPC 68
Sascha Uhrig

Implementing Fine/Medium Grained TLP Support in a Many-Core Architecture 78
Roberto Giorgi, Zdravko Popovic, and Nikola Puzovic

Implementation of W-CDMA Cell Search on a FPGA Based Multi-Processor System-on-Chip with Power Management 88
Roberto Airoldi, Fabio Garzia, Tapani Ahonen, Dragomir Milojevic, and Jari Nurmi

A Multiprocessor Architecture with an Omega Network for the Massively Parallel Model GCA 98
Christian Schäck, Wolfgang Heenes, and Rolf Hoffmann

VLSI Architectures Design

Towards Automated FSMD Partitioning for Low Power Using Simulated Annealing 108
Nainesh Agarwal and Nikitas J. Dimopoulos

Radix-4 Recoded Multiplier on Quantum-Dot Cellular Automata 118
Ismo Hänninen and Jarmo Takala

Prediction in Dynamic SDRAM Controller Policies 128
Ying Xu, Aabhas S. Agarwal, and Brian T. Davis

Inversion/Non-inversion Implementation for an 11,424 Gate-Count Dynamic Optically Reconfigurable Gate Array VLSI 139
Shinichi Kato and Minoru Watanabe

Architecture Modeling and Exploration Tools

Visualization of Computer Architecture Simulation Data for System-Level Design Space Exploration 149
Toktam Taghavi, Mark Thompson, and Andy D. Pimentel

Modeling Scalable SIMD DSPs in LISA 161
Peter Westermann and Hartmut Schröder

NoGAP: A Micro Architecture Construction Framework 171
Per Karlström and Dake Liu

A Comparison of NoTA and GENESYS 181
Bernhard Huber and Roman Obermaisser

Special Session 1: Instruction-Set Customization

Introduction to Instruction-Set Customization 193
Carlo Galuzzi

Constraint-Driven Identification of Application Specific Instructions in the *DURASE* System 194
Kevin Martin, Christophe Wolinski, Krzysztof Kuchcinski, Antoine Floch, and François Charot

A Generic Design Flow for Application Specific Processor Customization through Instruction-Set Extensions (ISEs) 204
Kingshuk Karuri, Rainer Leupers, Gerd Ascheid, and Heinrich Meyr

Runtime Adaptive Extensible Embedded Processors — A Survey 215
Huynh Phung Huynh and Tulika Mitra

Special Session 2: The Future of Reconfigurable Computing and Processor Architectures

Introduction to the Future of Reconfigurable Computing and Processor Architectures 226
Luigi Carro and Stephan Wong

An Embrace-and-Extend Approach to Managing the Complexity of Future Heterogeneous Systems 227
Rainer Buchty, Mario Kicherer, David Kramer, and Wolfgang Karl

Applying the Stream-Based Computing Model to Design Hardware Accelerators: A Case Study 237
Frederico Pratas and Leonel Sousa

Reconfigurable Multicore Server Processors for Low Power Operation . . . 247
Ronald G. Dreslinski, David Fick, David Blaauw, Dennis Sylvester, and Trevor Mudge

Reconfigurable Computing in the New Age of Parallelism 255
Walid Najjar and Jason Villarreal

Reconfigurable Multithreading Architectures: A Survey 263
Pavel G. Zaykov, Georgi K. Kuzmanov, and Georgi N. Gaydadjiev

Special Session 3: Mastering Cell BE and GPU Execution Platforms

Introduction to Mastering Cell BE and GPU Execution Platforms 275
Ed Deprettere and Ana L. Varbanescu

Efficient Mapping of Multiresolution Image Filtering Algorithms on Graphics Processors 277
Richard Membarth, Frank Hannig, Hritam Dutta, and Jürgen Teich

Implementing Blocked Sparse Matrix-Vector Multiplication on NVIDIA GPUs 289
Alexander Monakov and Arutyun Avetisyan

Experiences with Cell-BE and GPU for Tomography 298
Sander van der Maar, Kees Joost Batenburg, and Jan Sijbers

Realizing FIFO Communication When Mapping Kahn Process Networks onto the Cell 308
Dmitry Nadezhkin, Sjoerd Meijer, Todor Stefanov, and Ed Deprettere

Exploiting Locality on the Cell/B.E. through Bypassing 318
Pieter Bellens, Josep M. Perez, Rosa M. Badia, and Jesus Labarta

Exploiting the Cell/BE Architecture with the StarPU Unified Runtime System 329
Cédric Augonnet, Samuel Thibault, Raymond Namyst, and Maik Nijhuis

Author Index 341