Abstract
License Plate Recognition is an important component of Modern highway toll systems. This paper presents an embedded technology-based License Plate Recognition System. The system uses a multi-processor technology, with three DSP and two FPGA included. Through a multi-block high-speed processor application, the accuracy of recognition system will be at a very high level. The greatest advantage of DSP and FPGA System lies in its structure flexibility, high universality and fitting in the modular design. Therefore, it can achieve highly efficient three sets of algorithm and real-time control. At the same time, its development process can be carried out in parallel.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Dally, W.J., Poulton, J.W.: Digital Systems Engineering, pp. 460–520. Cambridge University Press, Cambridge (1998)
Texas Instruments Inc. TLV320AIC23B Stereo Audio CODEC,8-to 96-kHz, With Integrated Headphone Amplifier (2004)
Hauck, S.: Asynchronous Design Methodologies: An Overview. Proc of the IEEE 83(1), 69293 (1995)
Van, B.K., Bink, A.: Single2Track Handshake Signaling with Application to Micropipelines and Handshake Circuits. In: Proceedings of 2nd International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 1996), pp. 122–133. IEEE Comput Soc. Press, Los Alamitos (1996)
Altera.: Serial Configuration Devices (EPCS1,EPCS4) Data Sheet (2003)
Ciletti, M.D.: Advanced Digital Design with the Verilog HDL. PHE (2005)
Altera Corporation. Cyclone Device Handbook (2005)
Losee, R.M.: A Gray Code Based Ordering for Documents on Shelves Classification for Browsing and Retrieval. Journal of the American Society for Information Science 43(4), 3122322 (1992)
Tang, T.C.: Experimental Studies of Metastability Behaviors of Sub-Micron CMOS ASIC Flip Flops. In: Proceedings of Fourth Annual IEEE International ASIC Conference and Exhibit, p. 7-4/1-4. IEEE, NewYork (1991)
Jose, S.: Simulation and Synthesis Techniques for Aynchronous FIFO Design with Asynchronous Pointer Comparisons. In: SNUG-2002 (2002)
Zhu, Y., Shengli: Multi-Clock Domain Handling in SoC Design. Electronic Engineer 29(11) (2003)
Cummings, C.E.: Synthesis and Scripting Techniques for D -esigning Multi-Asynchronous Clock Designs. SNUG (2001)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2009 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Xu, G., Xie, M. (2009). License Plate Multi-DSP and Multi-FPGA Design and Realization in Highway Toll System. In: Cai, Z., Li, Z., Kang, Z., Liu, Y. (eds) Advances in Computation and Intelligence. ISICA 2009. Lecture Notes in Computer Science, vol 5821. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-04843-2_54
Download citation
DOI: https://doi.org/10.1007/978-3-642-04843-2_54
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-04842-5
Online ISBN: 978-3-642-04843-2
eBook Packages: Computer ScienceComputer Science (R0)