Abstract
The Suspended Gate Field Effect Transistor (SG-FET) appears to have the potential to replace traditional FETs in sleep mode circuits, due to its abrupt switching enabled by electromechanical instability at a certain threshold voltage and its ultra low “off” current(I off ). This paper presents a preliminary assessment of the SG-FET potential if utilized as sleep transistor in real applications, e.g., microprocessors. We first evaluate various SG-FET instances in terms of switching delay, current capability, and leakage. Subsequently, we compare these figures with the ones offered by traditional switch transistors utilized in CMOS technologies. Our simulation results indicate that SG-FET based sleep mode circuits are potentially interesting as they clearly enable substantial leakage reductions due to their extremely low “off” currents (4 orders of magnitude lower than FET) at the expense of a 4x larger active area for the same capability to drive current.
This work was founded under Seventh Framework Programme (FP7) project, by the EU (Grant Agreement Number 224525).
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Ionescu, A.M., Pott, V., Fritschi, R.: Modeling and design of a low-voltage SOI suspended-gate MOSFET (SG-MOSFET) with a metal-over-gate architecture. In: Proc. ISQED, pp. 496–501 (2002)
Ecole Polytechnique Fédérale de Lausanne (EPFL) Group - Private Communication (2008)
Cadence, Design Systems, http://www.cadence.com
ITRS 2007 Edition Design, International Technology Roadmap for Semiconductors (2007), http://www.itrs.net
Rebeiz, G.M.: RF MEMS: Theory, Design, and Technology. John Wiley & Sons, Hoboken
Tsamados, D., Chauhan, Y.S., Eggimann, C., Akarvardar, K., Wong, H.-S.P., Ionescu, A.M.: Finite element analysis and analytical simulations of Suspended Gate-FET for ultra-low power inverters. Solid State Electronics 52(9), 1374–1381 (2008)
Fukuoka, K., Ozawa, O., Mori, R., Igarashi, Y.: A 1.92us-wake-up time thick-gate-oxide power switch technique for ultra low-power single-chip mobile processors. Integrated Circuits and Devices (ICD), 69–73 (2007)
Pruvost, B., Uchida, K., Mizuta, H., Oda, S.: Design Optimization of NEMS Switches for Suspended-Gate Single-Electron Transistor Applications. IEEE Transactions on Nanotechnology 8(2), 174–184 (2009)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2009 ICST Institute for Computer Science, Social Informatics and Telecommunications Engineering
About this paper
Cite this paper
Enachescu, M., Cotofana, S., van Genderen, A., Tsamados, D., Ionescu, A. (2009). Can SG-FET Replace FET in Sleep Mode Circuits?. In: Schmid, A., Goel, S., Wang, W., Beiu, V., Carrara, S. (eds) Nano-Net. NanoNet 2009. Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering, vol 20. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-04850-0_15
Download citation
DOI: https://doi.org/10.1007/978-3-642-04850-0_15
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-04849-4
Online ISBN: 978-3-642-04850-0
eBook Packages: Computer ScienceComputer Science (R0)