Abstract
In this paper, we address the problem of developing synchronous bus protocols with Event-B. The interest of using Event-B lies in its parameterized nature, as well as its refinement-based modeling methodology and its formal verification semantics. A synchronous, generic model was created to serve as a basis for synchronous bus protocols with a centralized arbiter. Bus protocols and their properties can then be specified as refinements of the generic model: properties are specified and verified with the Event-B proof semantics, their preservation being enforced in the construction of correct refinements. We use the AMBA bus protocol as an application example of our synchronous model, with emphasis in its arbitration phase and the mutual exclusion property.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Abrial, J.-R.: The B Book: Assigning Programs to Meanings. Cambridge University Press, Cambridge (1996)
AMBA Specification (Rev. 2). ARM Limited (1999)
Apt, K., Kozen, D.: Limits for automatic verification of finite-state concurrent systems. Inf. Process. Lett. 22(6), 307–309 (1986)
Ball, E., Butler, M.: Event-B patterns for specifying fault-tolerance in multi-agent interaction. In: Workshop on Methods, Models and Tools for Fault Tolerance, Oxford, pp. 4–13 (2007)
Berry, G., Kishinevsky, M., Singh, S.: System Level Design and Verification Using a Synchronous Language. In: ICCAD 2003: Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, San Jose, p. 433 (2003)
Cansell, D., Gopalakrishnan, G., Jones, M., Méry, D., Weinzoepflen, A.: Incremental proof of the producer/consumer property for the PCI Protocol. In: Bert, D., P. Bowen, J., C. Henson, M., Robinson, K. (eds.) B 2002 and ZB 2002. LNCS, vol. 2272, pp. 22–41. Springer, Heidelberg (2002)
Cansell, D., Méry, D., Rehm, J.: Time constraint patterns for event B development. In: Julliand, J., Kouchnarenko, O. (eds.) B 2007. LNCS, vol. 4355, pp. 140–154. Springer, Heidelberg (2006)
Clarke, E., Jha, S., Lu, Y., Wang, D.: Abstract BDDs: A technique for using abstraction in model checking. In: Pierre, L., Kropf, T. (eds.) CHARME 1999. LNCS, vol. 1703, pp. 172–187. Springer, Heidelberg (1999)
Emerson, E., Namjoshi, K.: Reasoning about rings. In: POPL 1995: Proceedings of the 22nd ACM SIGPLAN-SIGACT, pp. 85–94. ACM, New York (1995)
França, R.B., Farines, J.-M., Bodeveix, J.-P., Becker, L.B., Filali, M.: Modeling a Bus Protocol: an Incremental Approach. In: 9th WTR. Belém (2007)
França, R.B.: An Approach for Modeling and Verification of Synchronous Bus Protocols (Uma Abordagem para Modelagem e Verificação de Protocolos Síncronos de Barramentos de Comunicação). Master’s dissertation, SAID/Université de Toulouse (2008), UFSC, Florianópolis (2009), www.tede.ufsc.br/teses/PEAS0008-D.pdf
Lliasov, A.: Refinement patterns for rapid development of dependable systems. In: Workshop on Engineering Fault Tolerant Systems, article no. 10. ACM, Dubrovnik (2007)
Metayer, C., Abrial, J.-R., Voisin, L.: Rodin Deliverable D7: Event B language. Project IST-511599, School of Computing Science, University of Newcastle (2005)
Oumalou, K., Habibi, A., Tahar, S.: Design for Verification of a PCI Bus in System C. In: Proceedings of the 2004 International Symposium on System-on-Chip (SOC 2004), pp. 201–204. IEEE, Tampere (2004)
Pal, B., Banerjee, A., Dasgupta, P., Chakrabarti, P.: The BUSpec Platform for Automated Generation of Verification Aids for Standard Bus Protocols. In: MEMOCODE 2004, San Diego, pp. 119–128 (2004)
Shimizu, K., Dill, D., Hu, A.: Monitor-based formal specification of PCI. In: Johnson, S.D., Hunt Jr., W.A. (eds.) FMCAD 2000. LNCS, vol. 1954, pp. 335–353. Springer, Heidelberg (2000)
Stallings, W.: Computer Organization and Architecture - Designing for Performance. Prentice Hall, Englewood Cliffs (1994)
Zimmermann, Y.: Développement formel de circuits électroniques par la méthode B. In: Approches Formelles dans l’Assistance au Développement de Logiciels, pp. 181–198. ACM, Namur (2007)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2009 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
França, R.B., Becker, L.B., Bodeveix, JP., Farines, JM., Filali, M. (2009). Towards Safe Design of Synchronous Bus Protocols in Event-B. In: Oliveira, M.V.M., Woodcock, J. (eds) Formal Methods: Foundations and Applications. SBMF 2009. Lecture Notes in Computer Science, vol 5902. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-10452-7_12
Download citation
DOI: https://doi.org/10.1007/978-3-642-10452-7_12
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-10451-0
Online ISBN: 978-3-642-10452-7
eBook Packages: Computer ScienceComputer Science (R0)