Abstract
While the energy crisis and the environmental pollution become important global issues, the power consumption researching brings to computer sciences world. In this generation, high speed CPU structures include multi-core CPU have been provided to bring more computational cycles yet efficiently managing power the system needs. Cluster of SMPs and Multi-core CPUs are designed to bring more computational cycles in a sole computing platform, unavoidable extra energy consumption in loading jobs is incurred.
Data exchange among nodes is essential and needed during the execution of parallel applications in cluster environments. Popular networking technologies used are Fast Ethernet or Gigabit Ethernet, which are cheaper and much slower when compared to Infiniband or 10G Ethernet. Two questions on data exchange among nodes arise in multi-core CPU cluster environments. The former one is, if data are sent between two nodes, the network latency takes longer than system bus inside of a multi-core CPU, and thus, wait-for-sending data are blocked in cache. And the latter is, if a core keeps in waiting state, the unpredicted waiting time brings to cores higher load. These two situations consume extra power and no additional contribution for increasing overall speed. In this paper, we present a novel approach to tackle the congestion problem and taking into consideration energy in general network environments, by combining hardware power saving function, maintaining the transmission unchanged while saving more energy than any general and previous cases.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Power Management Guide, http://www.gentoo.com/doc/en/power-management-guide.xml
Enabling CPU Frequency Scaling, http://ubuntu.wordpress.com/2005/11/04/enabling-cpu-frequency-scaling/
Enhanced Intel SpeedStep Technology for the Intel Pentium M Processor, ftp://download.intel.com/design/network/papers/30117401.pdf
AMD PowerNow! Technology Platform Design Guide for Embedded Processors, http://www.amd.com/epd/processors/6.32bitproc/8.amdk6fami/x24267/24267a.pdf
AMD / Intel CPU voltage control driver down load, http://www.linux-phc.org/viewtopic.php?f=13&t=2
AMD Family 10h Desktop Processor Power and Thermal Data Sheet, http://www.amd.com/us-en/assets/content_type/white_papers_and_tech_docs/GH_43375_10h_DT_PTDS_PUB_3.14.pdf
AMD Opteron Processor with Direct Connect Architecture, http://enterprise.amd.com/downloads/4P_Power_PID_41498.pdf
Lan, C.-Y., Hsu, C.-H., Chen, S.-C.: Scheduling Contention-Free Irregular Redistributions in Parallelizing Compilers. The Journal of Supercomputing 40(3), 229–247 (2007)
Shin, D., Kim, J.: Power-Aware Communication Optimization for Networks-on-Chips with Voltage Scalable Links. In: Proceeding of the International Conference on Hardware/Software Code sign and System Synthesis, pp. 170–175 (2004)
Chen, G., Li, F., Kandemir, M.: Reducing Energy Consumption of On-Chip Networks Through a Hybrid Compiler-Runtime Approach. In: 16th International Conference on Parallel Architecture and Compilation Techniques (PACT 2007), pp. 163–174 (2007)
Intel 64 And IA-32 Architectures Software Developers Manual, vol.1, http://download.intel.com/design/processor/manuals/253665.pdf
Key Architectural Features of AMD Phenom X4 Quad-Core Processors, http://www.amd.com/us-en/Processors/ProductInformation/0,30_118_15331_15332%5E15334,00.html
Chia, L., Hartono, A., Panda, D.K.: Designing High Performance and Scalable MPI Inter-node Communication Support for Clusters. In: 2006 IEEE International Conference on Cluster Computing, September 25-28, pp. 1–10 (2006)
Noronha, R., Panda, D.K.: Improving Scalability of OpenMP Applications on Multi-core Systems Using Large Page Support. In: 2007 IEEE International Parallel and Distributed Processing Symposium, March 26-30, pp. 1–8 (2007)
Ogras, U.Y., Marculescu, R., Lee, H.G., Chang, N.E.: Communication Architecture Optimization: Making the Shortest Path Shorter in Regular Networks-on-Chip. In: 2006 Proceedings of the conference on Design, Automation and Test in Europe, Munich, Germany, March 2006, vol. 1, pp. 712–717 (2006)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2009 ICST Institute for Computer Science, Social Informatics and Telecommunications Engineering
About this paper
Cite this paper
Chen, YJ., Hsu, CH., Li, KC., Chang, HY., Wang, ST. (2009). Power Consumption Optimization of MPI Programs on Multi-core Clusters. In: Mueller, P., Cao, JN., Wang, CL. (eds) Scalable Information Systems. INFOSCALE 2009. Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering, vol 18. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-10485-5_8
Download citation
DOI: https://doi.org/10.1007/978-3-642-10485-5_8
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-10484-8
Online ISBN: 978-3-642-10485-5
eBook Packages: Computer ScienceComputer Science (R0)