Abstract
Large-scale neural simulation requires high-performance hardware with on-chip learning. Using SpiNNaker, a universal neural network chip multiprocessor, we demonstrate an STDP implementation as an example of programmable on-chip learning for dedicated neural hardware. Using a scheme driven entirely by pre-synaptic spike events, we optimize both the data representation and processing for efficiency of implementation. The deferred-event model provides a reconfigurable timing record length to meet different accuracy requirements. Results demonstrate successful STDP within a multi-chip simulation containing 60 neurons and 240 synapses. This optimisable learning model illustrates the scalable general-purpose techniques essential for developing functional learning rules on general-purpose, parallel neural hardware.
Chapter PDF
References
Maguire, L., McGinnity, T.M., Glackin, B., Ghani, A., Belatreche, A., Harkin, J.: Challenges for large-scale implementations of spiking neural networks on fpgas. Neurocomputing 71(1-3), 13–29 (2007)
Rast, A., Yang, S., Khan, M.M., Furber, S.B.: Virtual Synaptic Interconnect Using an Asynchronous Network-on-Chip. In: Proc. 2008 Int’l Joint Conf. Neural Networks (IJCNN2008), pp. 2727–2734 (2008)
Gerstner, W., Kempter, R., van Hemmen, J.L., Wagner, H.: A Neuronal Learning Rule for Sub-millisecond Temporal Coding. Nature 383(6595), 76–78 (1996)
Song, S., Miller, K.D., Abbott, L.F.: Competitive hebbian learning through spike-timing-dependent synaptic plasticity. Nature Neuroscience 3, 919–926 (2000)
Plana, L.A., Furber, S.B., Temple, S., Khan, M.M., Shi, Y., Wu, J., Yang, S.: A GALS Infrastructure for a Massively Parallel Multiprocessor. IEEE Design & Test of Computers 24(5), 454–463 (2007)
Izhikevich, E.: Simple Model of Spiking Neurons. IEEE Trans. Neural Networks 14, 1569–1572 (2003)
Jin, X., Furber, S.B., Woods, J.V.: Efficient Modelling of Spiking Neural Networks on a Scalable Chip Multiprocessor. In: Proc. 2008 Int’l Joint Conf. Neural Networks (IJCNN 2008), pp. 2812–2819 (2008)
Rast, A., Jin, X., Khan, M.M., Furber, S.: The Deferred Event Model for Hardware-Oriented Spiking Neural Networks. In: Köppen, M., Kasabov, N., Coghill, G. (eds.) ICONIP 2008. LNCS, vol. 5507, pp. 1057–1064. Springer, Heidelberg (2009)
Masquelier, T., Guyonneau, R., Thorpe, S.J.: Competitive STDP-based spike pattern learning. Neural Computation 21(5), 1259–1276 (2009)
Izhikevich, E.: Polychronization: Computation with spikes. Neural Computation 18(2), 245–282 (2006)
Khan, M., Painkras, E., Jin, X., Plana, L., Woods, J., Furber, S.: System level modelling for SpiNNaker CMP system. In: Proc. 1st International Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools RAPIDO 2009 (2009)
Bi, G., Poo, M.: Synaptic modifications in cultured hippocampal neurons: dependence on spike timing, synaptic strength, and postsynaptic cell type. J. Neuroscience 18(24), 10464–10472 (1998)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2009 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Jin, X., Rast, A., Galluppi, F., Khan, M., Furber, S. (2009). Implementing Learning on the SpiNNaker Universal Neural Chip Multiprocessor. In: Leung, C.S., Lee, M., Chan, J.H. (eds) Neural Information Processing. ICONIP 2009. Lecture Notes in Computer Science, vol 5863. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-10677-4_48
Download citation
DOI: https://doi.org/10.1007/978-3-642-10677-4_48
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-10676-7
Online ISBN: 978-3-642-10677-4
eBook Packages: Computer ScienceComputer Science (R0)