Abstract
In this paper, the possibilities of reducing EMI in GALS systems are investigated and presented. Based on the special software tool for EMI analysis, several different abstract models of GALS circuits have been designed in order to extract a realistic pausable clock behavior. Based on the clock behavior, we have been able to analyze using our tool the current profile of each modeled system, both in frequency and in time domain. The results have been compared with the synchronous counterparts including low-EMI solutions. As a result, a reduction up to 25 dB can be achieved when applying a low-EMI GALS methodology in comparison to the synchronous designs.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Muttersbach, J., Villiger, T., Fichtner, W.: Practical Design of Globall-Asynchronous Locally-Synchronous Systems. In: Proc. of ASYNC 2000, Eilat, Israel, pp. 52–59 (2000)
Grass, E., Winkler, F., Krstić, M., Julius, A.A., Stahl, C., Piz, M.: Enhanced GALS Techniques for Datapath Applications. In: Paliouras, V., Vounckx, J., Verkest, D. (eds.) PATMOS 2005. LNCS, vol. 3728, pp. 581–590. Springer, Heidelberg (2005)
Furber, S.B., et al.: AMULET2e: An Asynchronous Embedded Controller. Proceedings of the IEEE 87(2), 243–256 (1999)
Bink, A., York, R.: ARM996HS: The First Licensable, Clockless 32-Bit Processor Core. IEEE Micro 27(2), 58–68 (2007)
Krstić, M., Grass, E., Stahl, C.: Request-driven GALS Technique for Wireless Communication System. In: Proceedings of ASYNC 2005, NY, March 2005, pp. 76–85 (2005)
Blunno, I., Passerone, C., Narboni, G.A.: An automated methodology for low electromagnetic emissions digital circuits design. In: Proceedings of DSD, pp. 540–547 (2004)
Badaroglu, M., et al.: Clock-skew-optimization methodology for substrate-noise reduction with supply-current folding. IEEE Transactions on CAD/ICAS 25(6), 1146–1154 (2006)
Beigne, E., et al.: Dynamic voltage and frequency scaling architecture for units integration within a GALS NoC. In: Proc. Intl. Symp. on Networks-on-Chip, pp. 129–138 (2008)
Badaroglu, M., et al.: Digital Ground Bounce Reduction by Phase Modulation of the Clock. In: Proc. DATE 2004, vol. 1, p. 10088 (2004)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2010 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Król, T., Krstić, M., Fan, X., Grass, E. (2010). Modeling and Reducing EMI in GALS and Synchronous Systems. In: Monteiro, J., van Leuken, R. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2009. Lecture Notes in Computer Science, vol 5953. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-11802-9_19
Download citation
DOI: https://doi.org/10.1007/978-3-642-11802-9_19
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-11801-2
Online ISBN: 978-3-642-11802-9
eBook Packages: Computer ScienceComputer Science (R0)