Skip to main content
SpringerLink
Log in

A Performance Evaluation of CUBE: One-Dimensional 512 FPGA Cluster

  • Conference paper
Reconfigurable Computing: Architectures, Tools and Applications (ARC 2010)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 5992))

Included in the following conference series:

Abstract

This paper reports an evaluation of CUBE, which is a multi-FPGA system which can connect 512 FPGAs in a form of a simple one dimensional array. As the system well suits as stream-oriented application platforms, we evaluated its performance by implementing edit distance computation algorithm, which is a typical streaming algorithm. Performances are compared with Cell/B.E., NVIDIA’s GeForce GTX280 and a general multi-core microprocessor. The report also analyzes pipeline utilization, and discusses performance efficiency, logic consumption and power efficiency with comparison to other multi-core devices.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Arnold, J.M., Buell, D.A., Davis, E.G.: Splash 2. In: SPAA 1992: Proceedings of the fourth annual ACM symposium on Parallel algorithms and architectures, pp. 316–322. ACM, New York (1992)

    Chapter  Google Scholar 

  2. Hamada, T., Fukushige, T., Kawai, A., Makino, J.: PROGRAPE-1: A Programmable, Multi-Purpose Computer for Many-Body Simulations. Publications of the Astronomical Society of Japan 52, 943–954 (2000)

    Article  Google Scholar 

  3. Chang, C., Wawrzynek, J., Brodersen, R.: BEE2: A High-End Reconfigurable Computing System. IEEE Design & Test of Computers 22(2), 114–125 (2005)

    Article  Google Scholar 

  4. Burke, D., Wawrzynek, J., Asanovic, K., Krasnov, A., Schultz, A., Gibeling, G., Droz, P.: RAMP Blue: Implementation of a Multicore 1008 Processor FPGA System. In: Proceedings of the Fource Annual Reconfigurable Systems Summer Institute (RSSI 2008) (July 2008)

    Google Scholar 

  5. Mencer, O., Tsoi, K.H., Craimer, S., Todman, T., Luk, W., Wong, M.Y., Leong, P.H.W.: CUBE: A 512-FPGA CLUSTER. In: Proc. IEEE Southern Programmable Logic Conference (SPL 2009) (April 2009)

    Google Scholar 

  6. SONY. BCU-100 Computing Unit with Cell/B.E. and RSX, http://pro.sony.com/bbsccms/ext/ZEGO/files/BCU-100_Whitepaper.pdf

Download references

Author information

Authors and Affiliations

  1. Faculty of Science and Engineering, Doshisha University, Japan

    Masato Yoshimi, Mitsunori Miki & Tomoyuki Hiroyasu

  2. Graduate School of Science and Technology, Keio University, Japan

    Yuri Nishikawa & Hideharu Amano

  3. Department of Computing, Imperial College London, UK

    Oskar Mencer

Authors
  1. Masato Yoshimi
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Yuri Nishikawa
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Mitsunori Miki
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Tomoyuki Hiroyasu
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Hideharu Amano
    View author publications

    You can also search for this author in PubMed Google Scholar

  6. Oskar Mencer
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Department of Electronic Engineering, Mahanakorn University of Technology, 10530, Bangkok, Thailand

    Phaophak Sirisuk

  2. Department of Electronic Engineering, National University of Ireland, Galway, Ireland

    Fearghal Morgan

  3. Department of Electrical and Computer Engineering, The George Washington University, 20052, Washington, DC, USA

    Tarek El-Ghazawi

  4. Department of Information and Computer Science, Yokohama, Keio University, 223–8522, Kanagawa, Japan

    Hideharu Amano

Rights and permissions

Reprints and permissions

Copyright information

© 2010 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Yoshimi, M., Nishikawa, Y., Miki, M., Hiroyasu, T., Amano, H., Mencer, O. (2010). A Performance Evaluation of CUBE: One-Dimensional 512 FPGA Cluster. In: Sirisuk, P., Morgan, F., El-Ghazawi, T., Amano, H. (eds) Reconfigurable Computing: Architectures, Tools and Applications. ARC 2010. Lecture Notes in Computer Science, vol 5992. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-12133-3_36

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-12133-3_36

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-12132-6

  • Online ISBN: 978-3-642-12133-3

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics

Search

Navigation