

Manuel F.M. Barros, Jorge M.C. Guilherme and Nuno C.G. Horta

---

Analog Circuits and Systems Optimization Based on Evolutionary  
Computation Techniques

# Studies in Computational Intelligence, Volume 294

## Editor-in-Chief

Prof. Janusz Kacprzyk  
Systems Research Institute  
Polish Academy of Sciences  
ul. Newelska 6  
01-447 Warsaw  
Poland  
E-mail: kacprzyk@ibspan.waw.pl

---

Further volumes of this series can be found on our homepage: [springer.com](http://springer.com)

Vol. 268. Johann M.Ph. Schumann and Yan Liu (Eds.)  
*Applications of Neural Networks in High Assurance Systems*, 2009  
ISBN 978-3-642-10689-7

Vol. 269. Francisco Fernández de de Vega and Erick Cantú-Paz (Eds.)  
*Parallel and Distributed Computational Intelligence*, 2009  
ISBN 978-3-642-10674-3

Vol. 270. Zong Woo Geem  
*Recent Advances In Harmony Search Algorithm*, 2009  
ISBN 978-3-642-04316-1

Vol. 271. Janusz Kacprzyk, Frederick E. Petry, and Adnan Yazici (Eds.)  
*Uncertainty Approaches for Spatial Data Modeling and Processing*, 2009  
ISBN 978-3-642-10662-0

Vol. 272. Carlos A. Coelho Coelho, Clarisse Dhaenens, and Laetitia Jourdan (Eds.)  
*Advances in Multi-Objective Nature Inspired Computing*, 2009  
ISBN 978-3-642-11217-1

Vol. 273. Fatos Xhafa, Santi Caballé, Ajith Abraham, Thanasis Daradoumis, and Angel Alejandro Juan Perez (Eds.)  
*Computational Intelligence for Technology Enhanced Learning*, 2010  
ISBN 978-3-642-11223-2

Vol. 274. Zbigniew W. Raś and Alicja Wiczorkowska (Eds.)  
*Advances in Music Information Retrieval*, 2010  
ISBN 978-3-642-11673-5

Vol. 275. Dilip Kumar Pratihar and Lakhmi C. Jain (Eds.)  
*Intelligent Autonomous Systems*, 2010  
ISBN 978-3-642-11675-9

Vol. 276. Jacek Mańdziuk  
*Knowledge-Free and Learning-Based Methods in Intelligent Game Playing*, 2010  
ISBN 978-3-642-11677-3

Vol. 277. Filippo Spagnolo and Benedetto Di Paola (Eds.)  
*European and Chinese Cognitive Styles and their Impact on Teaching Mathematics*, 2010  
ISBN 978-3-642-11679-7

Vol. 278. Radomir S. Stankovic and Jaakko Astola  
*From Boolean Logic to Switching Circuits and Automata*, 2010  
ISBN 978-3-642-11681-0

Vol. 279. Manolis Wallace, Ioannis E. Anagnostopoulos, Phivos Mylonas, and Maria Bielikova (Eds.)  
*Semantics in Adaptive and Personalized Services*, 2010  
ISBN 978-3-642-11683-4

Vol. 280. Chang Wen Chen, Zhu Li, and Shiguo Lian (Eds.)  
*Intelligent Multimedia Communication: Techniques and Applications*, 2010  
ISBN 978-3-642-11685-8

Vol. 281. Robert Babuska and Frans C.A. Groen (Eds.)  
*Interactive Collaborative Information Systems*, 2010  
ISBN 978-3-642-11687-2

Vol. 282. Husrev Taha Sencar, Sergio Velastin, Nikolaos Nikolaidis, and Shiguo Lian (Eds.)  
*Intelligent Multimedia Analysis for Security Applications*, 2010  
ISBN 978-3-642-11754-1

Vol. 283. Ngoc Thanh Nguyen, Radoslaw Katarzyniak, and Shyi-Ming Chen (Eds.)  
*Advances in Intelligent Information and Database Systems*, 2010  
ISBN 978-3-642-12089-3

Vol. 284. Juan R. González, David Alejandro Pelta, Carlos Cruz, Germán Terrazas, and Natalio Krasnogor (Eds.)  
*Nature Inspired Cooperative Strategies for Optimization (NICSO 2010)*, 2010  
ISBN 978-3-642-12537-9

Vol. 285. Roberto Cipolla, Sebastiano Battiato, and Giovanni Maria Farinella (Eds.)  
*Computer Vision: Recognition, Registration and Reconstruction*, 2010  
ISBN xxx

Vol. 286. A. Bolshoy, Z. Volkovich, V. Kirzhner, and Z. Barzilay (Eds.)  
*Genome Clustering: From Linguistic Models to Classification of Genetic Texts*, 2010  
ISBN xxx

Vol. 287. Dan Schonfeld, Caifeng Shan, Dacheng Tao, and Liang Wang (Eds.)  
*Video Search and Mining*, 2010  
ISBN xxx

Vol. 288-293. xxx

Vol. 294. Manuel F.M. Barros, Jorge M.C. Guilherme, and Nuno C.G. Horta  
*Analog Circuits and Systems Optimization based on Evolutionary Computation Techniques*, 2010  
ISBN 978-3-642-12345-0

Manuel F.M. Barros, Jorge M.C. Guilherme,  
Nuno C.G. Horta

# Analog Circuits and Systems Optimization Based on Evolutionary Computation Techniques

Manuel F.M. Barros  
Instituto de Telecomunicações  
Instituto Politécnico de Tomar  
Av. Rovisco Pais 1  
1049-001 Lisboa  
Portugal  
E-mail: fmb Barros@ipt.pt

Nuno C.G. Horta  
Instituto de Telecomunicações  
Instituto Superior Técnico  
Av. Rovisco Pais 1  
1049-001 Lisboa  
Portugal  
E-mail: n.horta@ieee.org

Jorge M.C. Guilherme  
Instituto de Telecomunicações  
Instituto Politécnico de Tomar  
Av. Rovisco Pais 1  
1049-001 Lisboa  
Portugal  
E-mail: jorge.guilherme@ipt.pt

ISBN 978-3-642-12345-0

e-ISBN 978-3-642-12346-7

DOI 10.1007/978-3-642-12346-7

Studies in Computational Intelligence

ISSN 1860-949X

Library of Congress Control Number: 2010925142

© 2010 Springer-Verlag Berlin Heidelberg

This work is subject to copyright. All rights are reserved, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, reuse of illustrations, recitation, broadcasting, reproduction on microfilm or in any other way, and storage in data banks. Duplication of this publication or parts thereof is permitted only under the provisions of the German Copyright Law of September 9, 1965, in its current version, and permission for use must always be obtained from Springer. Violations are liable to prosecution under the German Copyright Law.

The use of general descriptive names, registered names, trademarks, etc. in this publication does not imply, even in the absence of a specific statement, that such names are exempt from the relevant protective laws and regulations and therefore free for general use.

*Typeset & Cover Design:* Scientific Publishing Services Pvt. Ltd., Chennai, India.

Printed on acid-free paper

9 8 7 6 5 4 3 2 1

springer.com

**Manuel F.M. Barros**

To Fatuxa, Catarina, Lucas and Joaquim

**Jorge M.C. Guilherme**

To Paula, Patricia and Inês

**Nuno C. G. Horta**

To Carla, João and Tiago

# Preface

The microelectronics market, with special emphasis to the production of complex mixed-signal systems-on-chip (SoC), is driven by three main dynamics, time-to-market, productivity and managing complexity. Pushed by the progress in nanometer technology, the design teams are facing a curve of complexity that grows exponentially, thereby slowing down the productivity design rate. Analog design automation tools are not developing at the same pace of technology, once custom design, characterized by decisions taken at each step of the analog design flow, relies most of the time on designer knowledge and expertise. Actually, the use of design management platforms, like the Cadences Virtuoso platform, with a set of integrated CAD tools and database facilities to deal with the design transformations from the system level to the physical implementation, can significantly speed-up the design process and enhance the productivity of analog/mixed-signal integrated circuit (IC) design teams. These design management platforms are a valuable help in analog IC design but they are still far behind the development stage of design automation tools already available for digital design. Therefore, the development of new CAD tools and design methodologies for analog and mixed-signal ICs is essential to increase the designer's productivity and reduce design productivity gap.

The work presented in this book describes a new design automation approach to the problem of sizing analog ICs. The developed design optimization tool, GENOM, is based on a modified genetic algorithm (GA) kernel and incorporates heuristic knowledge on the control mechanism allowing a significant reduction on the required number of generations and, therefore, iterations to reach the optimal solution. However, the optimization process, employing a simulation-based approach with a kernel based on stochastic optimization techniques is clearly a computational intensive task typified by high dimension search spaces and high cost function evaluations. A step forward to enhance the efficiency of the implemented optimization tool corresponds to the introduction of behavior modeling techniques. The model introduced in this paper follows a supervised learning strategy based on support vector machines (SVM) which, together with an evolutionary strategy, is used to create feasibility models in order to efficiently prune the design search space during the optimization process, thus, reducing the overall number of required evaluations.

The book is organized in seven chapters. The first one, the introduction, presents the motivation and outlines the original goals for this research work.

Chapter 1 provides an overview of the thesis motivations, research goals and main contributions.

Chapter 2 presents a state-of-the-art review in analog IC design automation field by analyzing and comparing methods, strategies and tools presented in literature, including some commercial tools.

Chapter 3 starts with an overview on computation techniques to solve nonlinear optimization problems with focus on evolutionary optimization algorithms. Then, it introduces a new optimization kernel based on genetic algorithms applied to analog circuit optimization. It includes a detailed description of the fitness function, the genetic operators and design methodology in order to obtain an efficient and robust analog circuit design.

Chapter 4 explores the main learning techniques used to manage large amount of information, to discover complex relationships among various factors and extract meaningful knowledge to improve the efficiency and quality of decision-making. In particular, it discusses the use and the integration of a learning model based in support vector machine (SVM) in order to improve the evolutionary optimization strategy for analog circuit design applications introduced in chapter 3.

Chapter 5 describes the analog design environment and architecture of GENOM optimization tool. It discusses the methodology, representation and architecture issues, giving details of the analog IC design representation, interfaces between the synthesizer and evaluation algorithms, and software architecture. The main options taken in this work approach will be described and justified.

Chapter 6 presents several synthesis experiments, demonstrating the capabilities of the system and providing some insight into factors that affect the synthesis process. The suite of test circuits is taken from standard text books and technical papers. The first section describes the performance metrics, the algorithm optimization strategy and input data of each the experiment. The resulting performances computed automatically by the optimization tool during the evolutionary process are delivered to the user in the form of output reports or by dynamic graphics or reports. Apart from accuracy, mean and standard deviation of execution time and evaluation cycles are also presented. Additionally, information regarding the circuit, such as circuit sizing, corner information and performance are also specified.

Finally, chapter 7 presents the conclusions and the research contributions of the thesis and the improvements that are possible to GENOM.

Manuel F.M. Barros  
Jorge M.C. Guilherme  
Nuno C.G. Horta

# Contents

- 1 Introduction.....1**
  - 1.1 Microelectronics Market and Technology Evolution ..... 1
  - 1.2 Analog Integrated Circuit Design .....3
    - 1.2.1 Analog Design Issues .....3
    - 1.2.2 The Hierarchical Decomposition Model .....4
    - 1.2.3 Analog IC Design Flow .....5
    - 1.2.4 Analog Design Flow of a 15-Bit Pipeline CMOS A/D Converter.....8
  - 1.3 Analog Design Automation .....10
    - 1.3.1 CAD Tools for Analog Circuit Design.....10
    - 1.3.2 Automated Analog IC Design .....11
  - References ..... 14
  
- 2 State-of-the-Art on Analog Design Automation .....19**
  - 2.1 Trends in Design Automation Methodology ..... 19
    - 2.1.1 Automated Topology Selection.....20
    - 2.1.2 Automated Circuit Sizing/Optimization.....23
    - 2.1.3 Automated Layout Generation .....23
  - 2.2 Automated Circuit Synthesis Approaches .....26
    - 2.2.1 Knowledge-Based Approach.....26
    - 2.2.2 Optimization-Based Approach .....27
      - 2.2.2.1 Equation-Based Methods.....28
      - 2.2.2.2 Simulation-Based Methods.....29
      - 2.2.2.3 Learning-Based Methods.....30
    - 2.2.3 Commercial Tools.....31
  - 2.3 Design Automation Tools: Comparative Analysis .....31
    - 2.3.1 Specific Characteristics .....36
    - 2.3.2 Performance Analysis .....37
    - 2.3.3 Optimization Techniques .....38
    - 2.3.4 Other Characteristics .....40
    - 2.3.5 Summary .....40
  - 2.4 GENOM Optimization Tool: Implementation Goals.....42
  - 2.5 Conclusions .....43
  - References .....44



<b>3</b>	<b>Evolutionary Analog IC Design Optimization .....</b>	<b>49</b>
3.1	Computation Techniques for Analog IC Design – An Overview .....	49
3.1.1	Analog IC Design Problem Formulation.....	49
3.1.2	Numeric Programming Techniques.....	51
3.1.3	The No-Free-Lunch Theorem .....	52
3.1.4	Evolutionary Computation Techniques Overview .....	54
3.2	Key Issues in Evolutionary Search .....	57
3.3	GENOM - Evolutionary Kernel for Analog IC Design Optimization ....	61
3.3.1	Fitness Function Study .....	61
3.3.1.1	Multi-objective Cost Function .....	62
3.3.1.2	Cost Function with No Preference Articulation.....	65
3.3.2	Individual Encoding, Population Structure and Sampling .....	67
3.3.3	Selection Strategies .....	71
3.3.3.1	Ranking-Based Scheme .....	71
3.3.3.2	Constraint-Based Selection.....	72
3.3.4	Crossover Strategies .....	73
3.3.5	Mutation Strategies .....	74
3.3.6	Step Size Control – Dynamic Evolutionary Control .....	76
3.3.7	A Distributed Algorithm for Time Consuming Fitness Functions .....	77
3.3.8	GENOM GA Attributes .....	80
3.3.9	GENOM Optimization Methodology.....	82
3.3.9.1	Optimization Setup .....	82
3.3.9.2	Coarse Optimization .....	83
3.3.9.3	Fine-Tuning Optimization .....	83
3.4	Conclusions .....	84
	References .....	84
<b>4</b>	<b>Enhanced Techniques for Analog Circuits Design Using SVM Models .....</b>	<b>89</b>
4.1	Learning Algorithms Overview .....	89
4.1.1	SVM Classification Overview .....	95
4.2	GA-SVM Optimization Approach.....	96
4.2.1	Feasibility Region Definition .....	96
4.2.2	Methodology Overview .....	98
4.2.3	The Feasibility Model Formulation.....	100
4.2.4	SVM Model Generation and Improvement.....	101
4.2.5	Handling Unbalanced Data in Circuit Designs .....	102
4.2.6	GA-SVM Optimization Overview .....	104
4.2.7	Comments on the Methodology .....	105
4.3	Conclusions .....	105
	References .....	106

<b>5</b>	<b>Analog IC Design Environment Architecture .....</b>	<b>109</b>
5.1	AIDA Architecture .....	109
5.1.1	AIDA In-House Design Environment Overview .....	109
5.1.2	Layout Level Tools .....	112
5.2	GENOM System Overview .....	112
5.2.1	Design Flow .....	113
5.2.2	Input Data .....	114
5.2.3	Output Data .....	120
5.2.3.1	Progress Real-Time Reports .....	121
5.2.3.2	Interactive Design .....	122
5.2.4	I/O Interfaces .....	123
5.2.5	Evaluation Engine .....	125
5.2.6	Expansion of GENOM Tool .....	125
5.2.7	Optimization Kernel Configuration .....	127
5.3	Data Flow Management .....	128
5.3.1	Input Data Specification .....	129
5.3.2	Evaluation/Simulation Data Hardware .....	131
5.3.3	Output Data .....	133
5.3.3.1	The Simulation and Equation Based Cost Function Parser .....	134
5.4	Conclusions .....	136
	References .....	137
<b>6</b>	<b>Optimization of Analog Circuits and Systems – Applications.....</b>	<b>139</b>
6.1	Testing the Performance of Analog Circuits.....	139
6.2	Testing the GENOM – Selected Circuit Topologies .....	141
6.3	GENOM Convergence Tests .....	144
6.3.1	The Analog IC Design Approach.....	145
6.3.2	Testing the Selection Approach .....	146
6.4	Comparing GA-STD, GA-MOD and GA-SVM Performance.....	148
6.4.1	GA-STD versus GA-SVM Performance – Filter Case Study ...	149
6.4.2	Static GA-SVM Performance - OpAmp Case Study .....	151
6.4.2.1	Evaluation Metric .....	153
6.4.3	Testing the Dynamic GA-SVM Performance .....	154
6.4.4	Final Comments .....	156
6.5	General Purpose Circuits or High Performance Circuits Design .....	156
6.5.1	Fully Differential OpAmp .....	157
6.5.1.1	Performance Specifications, Input Variables Ranges and Design Space Size .....	158
6.5.1.2	Analysis .....	160
6.5.1.3	Design Analysis .....	163
6.5.2	A Common OTA Fully Differential Telescopic OpAmp.....	164
6.5.2.1	Description.....	164
6.5.2.2	Problem Specifications and Design Configurations ....	165
6.5.2.3	Analysis .....	167

6.5.2.4	Design Analysis .....	170
6.5.3	Folded Cascode OpAmp with AB Output .....	172
6.5.3.1	Description.....	172
6.5.3.2	Problem Specifications and Design Configurations ....	173
6.5.3.3	Design Analysis .....	175
6.6	Comparison with Other Tools/Approaches.....	178
6.6.1	FRIDGE Benchmark Circuit Tests.....	179
6.6.2	Optimization Test with FRIDGE Ampop .....	179
6.6.3	Comparison Results .....	182
6.6.4	Corners Optimization with FRIDGE Circuit.....	183
6.7	Conclusions .....	185
References	.....	185
<b>7</b>	<b>Conclusion.....</b>	<b>187</b>
7.1	Conclusions .....	187
7.2	Future Work.....	188
<b>Appendixes</b>	<b>.....</b>	<b>191</b>
Appendix A.	Terminology.....	191
Appendix B.	General Purpose Optimization Techniques .....	193
B.1	Random Search Methods.....	193
B.2	Unconstrained Gradient-Based Methods.....	193
B.3	Constraints Programming.....	194
B.4	Direct Stochastic Methods.....	195
B.5	Multiple Objectives .....	197
Appendix C.	The Basic Decisions of Standard GA Algorithms.....	199
C.1	Standard GA Kernel Optimization .....	199
C.1.1	Evolutionary Kernel Framework .....	199
C.1.2	Algorithm Design Parameters.....	200
C.1.3	Single Optimization GA Example .....	202
C.2	Representation and Encoding.....	205
C.3	Fitness Evaluation and Assignment.....	206
C.4	Initial Population .....	207
C.5	Selection .....	208
C.6	Crossover Operator.....	209
C.7	Mutation Operator .....	211
C.8	Performance Criteria .....	212
Appendix D.	Support Vector Machine Overview.....	213
D.1	The SVM Model Formulation.....	213
D.2	Data Setup .....	215
D.2.1	Data Collection .....	215
D.2.2	Pre-processing of the Training Data .....	216
D.2.3	Unbalanced Data Sets .....	216
D.3	SVM Model Building.....	217
D.3.1	Training and Testing by Simple Validation Approach .....	218

Contents	XIII
D.3.2 Bootstrap Method .....	218
D.3.3 Cross-Validation Method.....	218
D.4 SVM Model Evaluation .....	219
D.4.1 Kernel Evaluation Metrics .....	219
D.4.2 Model Selection Parameters .....	220
References .....	222
<b>Index.....</b>	<b>227</b>

# List of Figures

Fig. 1.1	(a) SoCs including analog circuitry by year [3], (b) Digital circuit density by process technology .....	1
Fig. 1.2	Digital versus Analog design reality.....	2
Fig. 1.3	Design of an analog frontend ADSL using a typical design flow .....	4
Fig. 1.4	The design flow in level i of analog IC design [6] .....	7
Fig. 1.5	Hierarchical analog design flow of a 15-Bit Pipeline CMOS A/D converter .....	9
Fig. 1.6	CADENCE - Virtuoso custom design platform diagram .....	11
Fig. 1.7	Hierarchical top-down bottom-up applied to analog design automation .....	12
Fig. 1.8	Top-down design flow developed in this thesis .....	13
Fig. 1.9	Trends or trade-off in automatic design.....	13
Fig. 2.1	Hierarchical level and design tasks of design flow architectures [1]...	19
Fig. 2.2	Topology selection mechanism before (a) and during (b) device sizing.....	21
Fig. 2.3	A general description of the topology selection bottom-up methodology .....	22
Fig. 2.4	Steps in optimization of circuit design .....	23
Fig. 2.5	Knowledge-based approach.....	27
Fig. 2.6	Optimization-based approach.....	28
Fig. 2.7	Overview of analog synthesis tools.....	41
Fig. 3.1	Basic concepts in multi-objective optimization.....	50
Fig. 3.2	The optimization tree outlines of the major algorithms in each area...	52
Fig. 3.3	The no-free-lunch theorem representation [24] .....	54
Fig. 3.4	GENOM system overview .....	61
Fig. 3.5	Classification of preferences for each performance metric .....	63
Fig. 3.6	Tolerance limits of a class function .....	64
Fig. 3.7	Optimization of design objectives and pareto weights management ...	67
Fig. 3.8	Population structure.....	67
Fig. 3.9	Chromosome type is a vector of real numbers .....	68
Fig. 3.10	Sampling strategies.....	69

Fig. 3.11	(a) Search space decomposition (b) Search space contour and chromosome location .....	70
Fig. 3.12	Deb's nuclear conditions .....	71
Fig. 3.13	The GENOM tournament with feasibility-based ranking algorithm ...	71
Fig. 3.14	The GENOM Constraint-based Selection scheme.....	72
Fig. 3.15	Ideal pair using satisfiability constraints (masks genes).....	72
Fig. 3.16	The crossover operator with standard mutation.....	73
Fig. 3.17	Crossover for real chromosomes on a 2-D dimensional problems .....	74
Fig. 3.18	GA w/ premature convergence prevention flowchart.....	74
Fig. 3.19	Heuristics associated to the mutation operator .....	75
Fig. 3.20	Mutation control flow and code.....	75
Fig. 3.21	Decreasing function for calculation of $\sigma'$ .....	77
Fig. 3.22	Parallel architectures for EAs .....	77
Fig. 3.23	Distributed processing algorithm.....	78
Fig. 3.24	Expected distributed processing speed-up tested with GENOM.....	79
Fig. 3.25	Theoretical speedup of GAs with Npop = 100 .....	80
Fig. 3.26	Performance specification violation arouse from operational circuit deviations .....	82
Fig. 3.27	Circuit/System optimization methodology .....	83
Fig. 4.1	Supervised learning approach.....	90
Fig. 4.2	Data mining technology. ....	91
Fig. 4.3	Linear regression .....	91
Fig. 4.4	Decision tree representation example. ....	92
Fig. 4.5	K-means objective function.....	93
Fig. 4.6	Separating the data in a feature space.....	95
Fig. 4.7	Illustration of OSH hyperplane, margin and support vectors concept.....	96
Fig. 4.8	Functional constraints on a CMOS current mirror .....	97
Fig. 4.9	Abstraction of analog circuit feasibility region .....	98
Fig. 4.10	Optimization-Based methods architecture.....	99
Fig. 4.11	Block diagram of the GA-SVM algorithm .....	99
Fig. 4.12	Estimated fitness function with SVM performance model.....	100
Fig. 4.13	Ids-Vds characteristic of short channel NMOS transistor .....	101
Fig. 4.14	Active RC filter .....	101
Fig. 4.15	Expected balance effect in design space.....	102
Fig. 4.16	Stratified vision of the search space by feasibility regions. ....	103
Fig. 4.17	Data flow of GA-SVM algorithm.....	104
Fig. 5.1	Conceptual view of AIDA environment architecture .....	110
Fig. 5.2	AIDA design flow .....	110
Fig. 5.3	GUI facility implemented in AIDA.....	111
Fig. 5.4	LAYGEN graphical interface. ....	112
Fig. 5.5	E-Design environment architecture .....	113

Fig. 5.6	Conceptual view of the Input/Output from optimizer tool .....	114
Fig. 5.7	Performance parameters and measures facilities .....	115
Fig. 5.8	Topology Selection.....	115
Fig. 5.9	Partial view of “design.cfr” .....	116
Fig. 5.10	Partial view of <design.spc> .....	117
Fig. 5.11	Partial view of <design.par>.....	118
Fig. 5.12	Partial view of <design.cir> .....	118
Fig. 5.13	Partial view of the Corners file.....	119
Fig. 5.14	Partial view of the measures file.....	119
Fig. 5.15	Technological model reference .....	120
Fig. 5.16	Progress reports. ....	120
Fig. 5.17	Performance reports from optimization.....	121
Fig. 5.18	Progress reports provided by the automation prototype .....	122
Fig. 5.19	Local area multi-computer system implemented with LAM-MPI.....	123
Fig. 5.20	Testing GENOM distributed environment. ....	124
Fig. 5.21	Testing GENOM ‘ssh’ communications .....	124
Fig. 5.22	Invocation of distributed GENOM application .....	124
Fig. 5.23	Lamhosts with the names of nodes and the pathname to the executable. ....	125
Fig. 5.24	Interface between GENOM and AIDA design automation environment. ....	126
Fig. 5.25	Example of information delivered by GENOM .....	127
Fig. 5.26	Optimization kernel configuration file. ....	127
Fig. 5.27	A single kernel configuration and results. ....	128
Fig. 5.28	The circuit and the parameter tables filled with data from an elliptic filter .....	129
Fig. 5.29	2nd order Elliptic filter section and performance specs.....	130
Fig. 5.30	Performance parameters and measures functions table .....	131
Fig. 5.31	The simulation data management system overview .....	132
Fig. 5.32	AC analysis in the output node of a filter .....	133
Fig. 5.33	The performance evaluation data flow .....	134
Fig. 5.34	Cost function parser overview .....	135
Fig. 5.35	Processing of performance parameters .....	136
Fig. 6.1	Testbenches to measure the performances values .....	140
Fig. 6.1	Testbenches to measure the performances values (cont.).....	141
Fig. 6.2	The suite of circuit schematics used in tests.....	142
Fig. 6.3	Print screen with statistical data from nominal optimization.....	145
Fig. 6.4	Final Bode plot .....	150
Fig. 6.5	Performance: GA-STD versus GA-SVM kernel .....	151
Fig. 6.6	Electrical characteristics from final population .....	152
Fig. 6.7	Output reports from optimization tool (Ckt4) .....	152
Fig. 6.8	Evolution of the cost function .....	153
Fig. 6.9	Comparative graph for the required number of evaluations .....	153

Fig. 6.10	Comparative performance analysis .....	156
Fig. 6.11	Differential amplifier schematic .....	157
Fig. 6.12	Testbench for (a) AC and (b) AC Common mode feedback specifications .....	160
Fig. 6.13	Gain magnitudes for corners analysis.....	161
Fig. 6.14	Output from simulation where all corners are satisfied. ....	162
Fig. 6.15	Gain magnitude and phase for typical conditions.....	163
Fig. 6.16	Telescopic OpAmp - Main amplifier and Bias circuitry .....	165
Fig. 6.17	Telescopic OpAmp - Testbench for DC and AC specifications .....	168
Fig. 6.18	Gain magnitude and phase for typical conditions.....	169
Fig. 6.19	Gain magnitudes for corner analysis .....	171
Fig. 6.20	Output from simulation where all corners are satisfied. ....	171
Fig. 6.21	Main class AB Amplifier.....	172
Fig. 6.22	Bias circuit.....	173
Fig. 6.23	OpAmp testbench for DC and AC specifications .....	175
Fig. 6.24	Output from simulation where all corners are satisfied. ....	176
Fig. 6.25	Gain magnitude and phase for typical conditions.....	177
Fig. 6.26	Gain magnitudes for corners analysis.....	178
Fig. 6.27	Main Amplifier.....	179
Fig. 6.28	OpAmp testbench for DC and AC specifications .....	180
Fig. 6.29	Gain magnitude and phase for typical conditions.....	183
Fig. A.1	Conceptual view of design spaces adopt in the terminology .....	194
Fig. B.1	The Hill-climber Algorithm.....	195
Fig. B.2	Convergence of steepest descent method for the Rosenbrock function.....	196
Fig. B.3	Constraint optimization problem .....	197
Fig. B.4	General properties of Stochastic Search algorithms .....	198
Fig. B.5	The basics of Simulated Annealing algorithm. ....	199
Fig. B.6	Dominance, non-dominance and Pareto Front in MOO problems.....	200
Fig. C.1	Common evolution cycle .....	201
Fig. C.2	Pseudo-code of simple EAs .....	202
Fig. C.3	3D, 2D view and the contour plot of the function under test .....	206
Fig. C.4	Illustration of the evolutionary process.....	207
Fig. C.5	GAs basic structures .....	207
Fig. C.6	Example of full and fractional design for three levels experiments....	209
Fig. C.7	A Latin Hypercube Sample with two variables and eight even intervals .....	210
Fig. D.1	Illustration of the main SVM concepts .....	215
Fig. D.2	Margin and hyperplane - Mathematical expressions .....	216
Fig. D.3	N-fold cross validation algorithm. ....	220
Fig. D.4	Receiver operating characteristic (ROC) curve .....	222
Fig. D.5	Influence of the hyperparameters on SV regression [46]. ....	223



# List of Tables

Table 2.1	General characteristics of automated topology selection and generation .....	22
Table 2.2	Overview of layout tools .....	25
Table 2.2	Overview of layout tools (cont.) .....	26
Table 2.3	Overview of analog sizing tools (1/4).....	32
Table 2.3	Overview of analog sizing tools (cont. 2/4).....	33
Table 2.3	Overview of analog sizing tools (cont. 3/4).....	34
Table 2.3	Overview of analog sizing tools (cont. 4/4).....	35
Table 2.4	Factors affecting tools performance.....	38
Table 2.5	Optimization-based techniques.....	39
Table 2.6	Scope characteristic .....	40
Table 3.1	Properties of general purpose optimization methods for nonlinear problems .....	53
Table 3.2	EAs main characteristics.....	55
Table 3.3	Milestones in Evolutionary Techniques - Overview.....	55
Table 3.4	Recent trends in evolutionary computation - Overview .....	56
Table 3.5	Key issues in EAs .....	58
Table 3.5	Key issues in EAs (cont.).....	59
Table 3.5	Key issues in EAs (cont.).....	60
Table 3.6	Normalization overview .....	66
Table 3.7	Sampling criteria.....	69
Table 3.8	GENOM performance measures.....	70
Table 3.9	Overview of the common used attributes in GENOM and EAs .....	81
Table 4.1	Classification of data mining techniques .....	94
Table 6.1	General comparison.....	139
Table 6.2	Class of circuits used in the tests .....	143
Table 6.3	Design parameters range.....	143
Table 6.4	Matching and technology constraints details .....	143
Table 6.5	Specifications/requirements.....	143
Table 6.6	Optimization algorithm parameters .....	144
Table 6.7	Overall performance measures .....	146

Table 6.8	Output results for each run - Priority to the performance space .....	147
Table 6.9	Output results for each run – Priority to the feasibility space .....	147
Table 6.10	Output results for each run – Standard approach .....	147
Table 6.11	Output results for each run – Priority to the performance space .....	148
Table 6.12	Output results for each run – Standard approach .....	148
Table 6.13	Performance specifications/requirements .....	149
Table 6.14	Design parameter specifications (GA-SVM) .....	149
Table 6.15	Runtime info .....	150
Table 6.16	Comparison among different algorithms for Ckt2 .....	151
Table 6.17	Comparison among different algorithms for Ckt4 .....	152
Table 6.18	Experiments cases .....	154
Table 6.19	Algorithm specifications under test .....	155
Table 6.20	Comparison among different algorithms .....	155
Table 6.21	Performance parameter specifications .....	158
Table 6.22	Corners analysis data .....	158
Table 6.23	Matching and constraints details .....	159
Table 6.24	Optimization algorithm parameters .....	159
Table 6.25	Performance parameter specifications .....	160
Table 6.26	Final transistor dimensions .....	161
Table 6.27	Runtime info* .....	161
Table 6.28	Results for corners analysis .....	162
Table 6.29	Minimum and maximum values for AC corner analysis .....	162
Table 6.30	First feasible solution performance parameter specifications .....	163
Table 6.31	Best solution performance parameter specifications .....	164
Table 6.32	Performance parameter specifications .....	165
Table 6.33	Matching and constraints details .....	164
Table 6.34	Matching and constraints details .....	165
Table 6.35	Optimization algorithm parameters .....	167
Table 6.36	Corner analysis data .....	167
Table 6.37	Performance parameter specifications .....	168
Table 6.38	Final transistor dimensions .....	168
Table 6.39	Numerical results for corner analysis .....	169
Table 6.40	Minimum and maximum values for AC corner analysis .....	169
Table 6.41	Runtime info .....	170
Table 6.42	Performance parameter specifications .....	173
Table 6.43	Matching and constraints details .....	174
Table 6.44	Corners analysis data .....	174
Table 6.45	Optimization algorithm parameters .....	174
Table 6.46	Performance parameter specifications .....	175
Table 6.47	Final transistor dimensions .....	176
Table 6.48	Runtime info .....	176
Table 6.49	Numerical results for corners analysis .....	177
Table 6.50	Minimum and maximum values for AC corners analysis .....	178
Table 6.51	Optimization algorithm parameters .....	180

Table 6.52 Design performance and final results ..... 181

Table 6.53 Ranges and Final Transistor Dimensions ..... 182

Table 6.54 GENOM benchmarks ..... 182

Table 6.55 Corners analysis data ..... 184

Table 6.56 Design performance and final results for corners analysis ..... 184

Table 6.57 GENOM corner optimization ..... 185

  

Table A.1 Control parameters..... 193

Table A.1 Control parameters (cont.) ..... 194

Table C.1 Control parameters..... 203

Table C.2 Testbench functions for the GA optimization example..... 204

Table C.3 Optimization control parameter configuration ..... 205

Table C.4 Fitness assignment strategies ..... 208

Table C.5 Selection operators..... 211

Table C.6 Crossover operator overview ..... 212

Table C.7 Mutation operator techniques..... 213

Table D.1 Typical SVM kernels. .... 217

# List of Abbreviations

AI	Artificial Intelligence
AMD	Advanced Micro Devices
AMS	Austrian Micro Systems
ADC	Analog-to-Digital Converter
ADSL	Asymmetrical Digital Subscriber Line
AIDA	Analog Integrated Circuit Design Automation platform
ASIC	Application Specific Integrated Circuits
BiCMOS	Bipolar Complementary Metal-Oxide Semiconductor
CAD	Computer Aided Design
CMFB	Common Mode Feedback Amplifier
CMOS	Complementary Metal Oxide Semiconductor
CMR	Common-Mode Range
CMRR	Common-Mode Rejection Ratio
DA	Design Automation
DAC	Digital-to-Analog Converter
DSP	Digital Signal Processing
EDA	Electronic Design Automation
EP	Evolutionary Programming
EA	Evolutionary Algorithms
GA	Genetic Algorithms
GBW	Gain-Bandwidth Product
GP	Geometrical Programming
MOO	Multi-Objective Optimization
NMOS	N-channel MOSFET
NN	Neural Networks
OPAMPS	Operational amplifiers
OR	Output Range
OTA	Operational Transconductance Amplifier
PMOS	P-channel MOSFET
PSRR	Power Supply Rejection Ratio
SNR	Signal-to-Noise Ratio
GUI	Graphical User Interface
IC	Integrated Circuit
IP	Intellectual Property
OR	Output Range

RF	Radio Frequency
SA	Simulated Annealing
SoC	System-on-Chip
SNR	Signal-to-Noise-Ratio
SVM	Support Vector Machines
SPICE	Simulated Program with Integrated Circuits Emphasis
VLSI	Very Large Scale Integration
THD	Total Harmonic Distortion
UGBW	Unity-Gain Bandwidth
VHDL	Very High Speed Integrated Circuits Hardware Description Language
VHDL-AMS	Analog Mixed Signal VHDL