Abstract
This paper presents a Rewriting Logic based technique for Embedded Systems early time and power consumption estimation following the Y-chart approach. The Y-chart approach clearly identifies three core issues that are the application, the architecture, and the mapping of the application to the architecture. In our case, the application and the architecture components are specified as Maude objects. However mapping rules are specified as Maude rewriting rules. Our estimation technique is focused on an analytic model. A case study of the MP3 decoder is presented.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Balarin, F.: Hardware-Software Co-Design of Embedded Systems, the POLIS Approach, 5th edn. Kluwer Academic Publishers, Dordrecht (2003)
Chatelain, A., Placido, G., La Rosa, A., Mathys, Y., Lavagno, L.: High-level architectural co-simulation using Esterel and C. In: Proceedings of IEEE/ACM symposium on Hardware/software co-design (April 2001)
Clavel, M.: Maude: Specifcation and programming in rewriting logic. Internal report, SRI International (1999)
Fornaciari, W., Gubian, P., Sciuto, D., Silvano, C.: Power Estimation of Embedded Systems: a Hardware/Software Codesign approach. IEEE transactions on VLSI Systems 6(2) (June 1998)
Gajski, D.D., vahid, F., Narayan, S., Gong, J.: Specification and Design of Embedded Systems. Prentice Hall, Englewood (1994)
Kienhuis, B., Deprettere, F., Wolf, P.V., Vissers, K.: A Methodology to design Programmable Embedded Systems. The Y-chart approach. In: Deprettere, F., Teich, J., Vassiliadis, S. (eds.) SAMOS 2001. LNCS, vol. 2268, pp. 18–37. Springer, Heidelberg (2002)
McCombs, T.: Maude 2.0 Primer, Version 1.0. International report. SRI International (2003)
Meseguer, J.: Rewriting as a unified model of concurrency. In: Baeten, J.C.M., Klop, J.W. (eds.) CONCUR 1990. LNCS, vol. 458, pp. 384–400. Springer, Heidelberg (1990)
Yovine, S., Assayad, I.: A framework for modeling and performance analysis of multiprocessor embedded systems: Models and benefits. In: NOTÉRE Conference (2007)
Stuijk, S.: Predictable Mapping of Streaming Applications on Multiprocessors. PhD thesis. Ter verkrijging van de graad van doctor aan de Technische Universiteit Eindhoven, October 25 (2007)
Watanabe, Y.: Metropolis: An integrated environment for electronic system design. Cadence Berkeley labs (2001)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2010 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Boutekkouk, F. (2010). Rewriting Logic Based Performance Estimation of Embedded Systems. In: Al-Begain, K., Fiems, D., Knottenbelt, W.J. (eds) Analytical and Stochastic Modeling Techniques and Applications. ASMTA 2010. Lecture Notes in Computer Science, vol 6148. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-13568-2_9
Download citation
DOI: https://doi.org/10.1007/978-3-642-13568-2_9
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-13567-5
Online ISBN: 978-3-642-13568-2
eBook Packages: Computer ScienceComputer Science (R0)