Skip to main content

VLSI Design and Implementation of Combined Secure Hash Algorithm SHA-512

  • Conference paper
Book cover Recent Trends in Network Security and Applications (CNSA 2010)

Part of the book series: Communications in Computer and Information Science ((CCIS,volume 89))

Included in the following conference series:

Abstract

Secure Hashing Algorithm (SHA) is increasingly becoming popular for the online security applications, specifically, for mobile and embedded system platforms. Hash functions have many information security applications, notably in digital signatures, message authentication codes (MACs), and other forms of authentication. This necessitates a high performance hardware implementation of the SHA algorithms (SHA–512). In this paper we propose a new method for generating digital signature based on SHA-512 hash algorithm. This design uses two SHA-512 modules in parallel which operate simultaneously to provide highly secure, more efficient and high throughput mechanism to compute a 1024- bit Message Digest (MD) or Hash.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Federal Information Processing Standards Publication 180-2, August 1 (2002)

    Google Scholar 

  2. Aisopos, F., et al.: A Novel High-Throughput Implementation of a Partially Unrolled SHA-512. In: IEEE Melecon 2006, Benalmádena (Málaga), Spain, May 16-19 (2006)

    Google Scholar 

  3. Chaves, R., et al.: Cost-Efficient SHA Hardware Accelerators. IEEE Transactions on VLSI Systems 16(8) (August 2008)

    Google Scholar 

  4. Emam, S.A., Emami, S.S.: Design and Implementation of a Fast, Combined SHA-512 on FPGA. International Journal of Computer Science and Network Security 7(5) (May 2007)

    Google Scholar 

  5. Mladenov, T., Nooshabadi, S.: Implementation of Reconfigurable SHA-2 Hardware Core. In: IEEE Asia Pacific Conference on Circuits and Systems (2008)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2010 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Kayalvizhi, R., Harihara Subramanian, R., Girish Santhosh, R., Gurubaran, J., Vaidehi, V. (2010). VLSI Design and Implementation of Combined Secure Hash Algorithm SHA-512. In: Meghanathan, N., Boumerdassi, S., Chaki, N., Nagamalai, D. (eds) Recent Trends in Network Security and Applications. CNSA 2010. Communications in Computer and Information Science, vol 89. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-14478-3_11

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-14478-3_11

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-14477-6

  • Online ISBN: 978-3-642-14478-3

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics