Skip to main content

Comparative Analysis of Effectiveness of Two Timing-Driven Design Approaches

  • Conference paper
Methods and Tools of Parallel Programming Multicomputers (MTPP 2010)

Part of the book series: Lecture Notes in Computer Science ((LNPSE,volume 6083))

Included in the following conference series:

  • 617 Accesses

Abstract

Timing optimization is one of the most significant problems in VLSI design because it determines performance of the designed circuit. Such optimization problems contain hundreds of thousands of variables therefore they may be classified as high performance computing problems. In this paper we present the results of our parallel implementation of two popular approaches to integrated circuit timing optimization. Both approaches are based on the analytical placement computational scheme. The first approach is iterative net-weighting placement. The second executes buffer insertion algorithm after the placement cycle. We analyze effectiveness of both approaches, discuss their drawbacks and suggest ways of improvement.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Kahng, A.B., Wang, Q.: Implementation and Extensibility of an Analytic Placer. In: Proc. ACM/IEEE International Symposium on Physical Design, pp. 18–25 (2004)

    Google Scholar 

  2. Kahng, A.B., Wang, Q.: An Analytic Placer for Mixed-Size Placement and Timing-Driven Placement. In: Proc. Intl. Conf. Computer-Aided Design, pp. 565–572 (2004)

    Google Scholar 

  3. BoxRouter: http://www.cerc.utexas.edu/~thyeros/boxrouter/boxrouter.htm

  4. FLUTE, http://home.eng.iastate.edu/~cnchu/flute.html

  5. Fast Buffer Insertion (FBI), http://dropzone.tamu.edu/~zhuoli/GSRC/fast_buffer_insertion.html

  6. Toolkit for Advanced Optimization, http://www.mcs.anl.gov/research/projects/tao/

  7. IWLS 2005 Benchmarks, http://www.iwls.org/iwls2005/benchmarks.html

  8. Spindler, P., Schlichtmann, U., Johannes, F.M.: Abacus: fast legalization of standard cell circuits with minimal movement. In: Proc. International Symposium on Physical Design, pp. 47–53 (2008)

    Google Scholar 

  9. Kamaev, A., Kornyakov, K., Meyerov, I., Sidnev, A., Zhivoderov, A.: Building a Research Framework for Integrated Circuit Physical Design. In: Proc. East-West Design & Test Symposium (2008)

    Google Scholar 

  10. Otten, R.: Global wires harmful? In: Proc. Int. Symp. on Physical Design (1998)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2010 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Meyerov, I., Kamaev, A., Kornyakov, K., Zhivoderov, A. (2010). Comparative Analysis of Effectiveness of Two Timing-Driven Design Approaches. In: Hsu, CH., Malyshkin, V. (eds) Methods and Tools of Parallel Programming Multicomputers. MTPP 2010. Lecture Notes in Computer Science, vol 6083. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-14822-4_31

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-14822-4_31

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-14821-7

  • Online ISBN: 978-3-642-14822-4

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics