Abstract
Evolutionary Algorithms are often expected to design combinational circuits with the fault-tolerant and self-repair ability. However, the repair idea has never been adopted during evolutionary design of combinational circuits. In this paper, an evolutionary Algorithm based on the repair technique, called as the EA-Repair, is proposed. Different from existent algorithms, the EA-Repair firstly evolves an almost but incompletely correct circuit with an evolutionary algorithm, and then generates the complete correct circuit with the repair technique. The experimental results demonstrate the efficiency of the proposed algorithm.
This paper is based on Houjun Liang’s PhD dissertation (in Chinese) in School of Computer Science and Technology at University of Science and Technology of China in May, 2009.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Yao, X., Higuchi, T.: Promises and Challenges of Evolvable Hardware. IEEE Transaction on Systems Man and Cybernetics-Part C: Applications and Reviews 29(1), 87–97 (1999)
Liang, H., Luo, W., Wang, X.: A Three-Step Decomposition Method for the Evolu-tionary Design of Sequential Logic Circuits. Genetic Programming and Evolvable Machines 10(3), 231–262 (2009)
Stoica, A., Zebulum, R., Keymeulen, D., Ferguson, M.I., Guo, X.: Scalability Issues in Evolutionary Synthesis of Electronic Circuits: Lessons Learned and Chal-lenges Ahead. American Association for Artificial Intelligence (2003)
Vassilev, V.K., Miller, J.F.: Scalability Problems of Digital Circuit Evolution - Evolvability and Efficient Designs. In: Proceedings of the 2nd NASA/DOD Workshop on Evolvable Hardware, Los Alamitos, CA, pp. 55–64 (2000)
Torresen, J.: A Divide-and-Conquer Approach to Evolvable Hardware. In: Sipper, M., Mange, D., Pérez-Uribe, A. (eds.) ICES 1998. LNCS, vol. 1478, pp. 57–65. Springer, Heidelberg (1998)
Kalganova, T.: Bidirectional Incremental Evolution in Extrinsic Evolvable Hard-ware. In: Proceedings of the Second NASA/DoD Workshop on Evolvable Hardware (EH 2000), Palo Alto, CA, USA, pp. 65–74. IEEE Computer Society, Los Alamitos (2000)
Stomeo, E., Kalganova, T., Lambert, C.: Generalized Disjunction Decomposition for Evolvable Hardware. IEEE Transactions on Systems, Man and Cybernetics, Part B 36(5), 1024–1043 (2006)
Higuchi, T., Murakawa, M., Iwata, M., Kajitani, I., Liu, W., Salami, M.: Evolvable Hardware at Function Level. In: Proceedings of the IEEE International Conference on Evolutionary Computation, pp. 187–192. IEEE, Los Alamitos (1997)
Higuchi, T., Iwata, M., Kajitani, I., Murakawa, M., Yoshizawa, S., Furuya, T.: Hardware Evolution at Gate and Function Levels. In: Proceedings of the Proceedings of Biologically Inspired Autonomous Systems: Computation, Cognition and Action. Durham, North Carolina (1996)
Gallagher, J.C.: The Once and Future Analog Alternative: Evolvable Hardware and Analog Computation. In: 2003 NASA/DoD Conference on Evolvable Hardware, pp. 43–49 (2003)
Sekanina, L.: Evolutionary Design of Gate-Level Polymorphic Digital Circuits. In: Rothlauf, F., Branke, J., Cagnoni, S., Corne, D.W., Drechsler, R., Jin, Y., Machado, P., Marchiori, E., Romero, J., Smith, G.D., Squillero, G. (eds.) EvoWorkshops 2005. LNCS, vol. 3449, pp. 185–194. Springer, Heidelberg (2005)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2010 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Liang, H., Luo, W., Li, Z., Wang, X. (2010). Designing Combinational Circuits with an Evolutionary Algorithm Based on the Repair Technique. In: Tempesti, G., Tyrrell, A.M., Miller, J.F. (eds) Evolvable Systems: From Biology to Hardware. ICES 2010. Lecture Notes in Computer Science, vol 6274. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-15323-5_17
Download citation
DOI: https://doi.org/10.1007/978-3-642-15323-5_17
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-15322-8
Online ISBN: 978-3-642-15323-5
eBook Packages: Computer ScienceComputer Science (R0)