Abstract
Low-voltage and low-power circuit structures are substantive for almost all mobile electronic gadgets which generally have mixed mode circuit structures embedded with analog sub-sections. Using the reconfigurable logic of multi-input floating gate MOSFETs, 4-bit full adder has been designed for 1.8V operation. Multi-input floating gate (MIFG) transistors have been anticipating in realizing the increased functionality on a chip. A multi-input floating gate MOS transistor accepts multiple inputs signals, calculates the weighted sum of all input signals and then controls the ON and OFF states of the transistor. This enhances the transistor function to more than just switching. Implementing a design using multi-input floating gate MOSFETs brings down transistor count and number of interconnections. Here in this we have presented how to eliminate the propagate and generate signals This tends the design to become more efficient in area and power consumption. The following information is about Carry look ahead adder circuit, tested with 45nm technology and is extended to ALU. The proposed circuit has been implemented in 45n-well CMOS technology.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Modeling multiple-input floating-gate transistors for analog signal pirqcessing. 1997 IEEE International Symposium on Circuits and Systems, Hong Kong (June 9-12, 1997)
Tsividis, Y.: Operation and Modeling of The MOS Transistor. Mc Graw-Hill, New York (1999)
Shibata, T., Ohmi, T.: A functional MOS transistor featuring gate-level weighted sum and threshold operations. IEEE Trans. on Electron Devices 39(6), 1444–1455 (1992)
Srivastava, A., Venkata, H.N., Ajmera, P.K.: A novel scheme for a higher bandwidth sensor readout. In: Proc. of SPIE, vol. 4700, pp. 17–28 (2002)
Weber, W., Prange, S.J., Thewes, R., Wohlrab, E., Luck, A.: On the application of the neuron MOS transistor principle for modern VLSI design. IEEE Trans. on Electron Devices 43, 1700–1708 (1996)
Yin, L., Embadi, S.H.K., Sanchez-Sinencio, E.: A floating gate MOSFET D/A converter. In: Proc. of IEEE International Symposium on Circuits and Systems, vol. 1, pp. 409–412 (1997)
Rodriguez-Villegas, E., Huertas, G., Avedillo, M.J., Quintana, J.M., Rueda, A.: A practical floating-gate Muller-C element using vMOS threshold gates. IEEE Trans. on Circuits and Systems-II: Analog and Digital Signal Processing 48, 102–106 (2001)
Rabaey, J.M.: Digital Integrated Circuits- A Design Perspective. Prentice Hall, Englewood Cliffs (1996)
Bui, H.T., Wang, Y., Jiang, Y.: Design and analysis of low-power 10- transistor full adders using novel XOR-XNOR gates. IEEE Trans. on Circuits and Systems II: Analog and Digital Signal Processing 49, 25–30 (2002)
Wang, J.M., Fang, S.C., Fang, W.C.: New efficient designs for XOR and XNOR functions on transistor level. IEEE J. of Solid State Circuits 29, 780–786 (1994)
Shams, A.M., Bayoumi, M.A.: A novel high-performance CMOS 1-bit full-adder cell. IEEE Trans. on Circuits and Systems II: Analog and Digital Signal Processing 47, 478–481 (2000)
Rodriguez-villegas, E., Quintana, J.M., Avidillaand, M.J., Rueda, A.: High speed low power logic circuits using floating gates. In: IEEE international symposium on circuits and systems, Transaction on circuits and systems
http://etd.lsu.edu/docs/available/etd-1011103-211310/unrestricted/Srinivasan_thesis.pdf
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2010 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Murthy, P.H.S., Madan Mohan, L., Sreenivasa Rao, V., Malleswara Rao, V. (2010). 4T Carry Look Ahead Adder Design Using MIFG. In: Das, V.V., Vijaykumar, R. (eds) Information and Communication Technologies. ICT 2010. Communications in Computer and Information Science, vol 101. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-15766-0_80
Download citation
DOI: https://doi.org/10.1007/978-3-642-15766-0_80
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-15765-3
Online ISBN: 978-3-642-15766-0
eBook Packages: Computer ScienceComputer Science (R0)