Abstract
Process variation has emerged as a major concern in the design of circuits including interconnect pipelines in current nanometer regime. Process variation results in uncertainties of circuit performances such as propagation delay, noise and power consumption. Threshold voltage of a MOSFET varies due to changes in oxide thickness; substrate, polysilicon and implant impurity level; and surface charge. This paper provides a comprehensive analysis of the effect of threshold variation on the propagation delay through driver-interconnect-load (DIL) system. The impact of process induced threshold variations on circuit delay is discussed for three different technologies i.e 130nm, 70nm and 45nm. The comparison of results between these three technologies shows that as device size shrinks, the process variation issues becomes dominant during design cycle and subsequently increases the uncertainty of the delays.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Borkar, S., Karnik, T., Narendra, S., Tschanz, J., Keshavarzi, A., De, V.: Parameter variations and impact on circuits and microarchitecture. In: Proceedings of the 40th IEEE Design Automation Conference, pp. 338–342. IEEE Press, New York (2003)
Krstic, A., Wang, L.C., Cheng, K.T., Liou, J.J.: Diagnosis of delay defects using statistical timing models. In: Proceedings of the 21st IEEE VLSI Test Symposium, Washington, DC, USA, pp. 339–344. IEEE Computer Society, Los Alamitos (2003)
Vrudhula, S., Wang, J.M., Ghanta, P.: Hermite Polynomial Based Interconnect Analysis in the Presence of Process Variations. IEEE Trans. on CAD of Integrated Circuits and Systems 25(10), 2001–2011 (2006)
Verma, K.G., Kaushik, B.K., Singh, R.: Effects of Process Variation in VLSI Interconnects- a Technical Review. Microelectronics International, vol. 26(3, pp. 49–55. Emerald Pub., U.K. (2009)
Verma, K.G., Kaushik, B.K.: Effect of Process Based Oxide Thickness Variation on the Delay of DIL System Using Monte Carlo Analysis. International Journal of Recent Trends in Engineering 3(4), 27–31 (2010)
Kaushik, B.K., Sarkar, S.: Crosstalk Analysis for a CMOS-Gate-Driven Coupled Interconnects. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems 27(6), 1150–1154 (2008)
Kaushik, B.K., Sarkar, S., Agarwal, R.P.: Waveform Analysis and Delay Prediction for a CMOS Gate Driving RLC Interconnect Load. Integration. VLSI Journal 40(4), 394–405 (2007)
Kaushik, B.K., Sarkar, S., Agarwal, R.P., Joshi, R.C.: Crosstalk Analysis of Simultaneously Switching Interconnects. International Journal of Electronics 96(10), 1095–1114 (2009)
Kaushik, B.K., Sarkar, S., Agarwal, R.P., Joshi, R.C.: Effect of Line Resistance and Driver Width on Crosstalk in Coupled VLSI Interconnects. In: Microelectronics International, vol. 24(3), pp. 42–45. Emerald Pub., U.K. (2007)
Mishra, D., Mishra, S., Agnihotry, P., Kaushik, B.K.: Crosstalk Scenario in Multiline VLSI Interconnects. International Journal of Recent Trends in Engineering 3(4), 80–83 (2010)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2010 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Verma, K.G., Kaushik, B.K., Singh, R. (2010). Propagation Delay Variation due to Process Induced Threshold Voltage Variation. In: Das, V.V., Vijaykumar, R. (eds) Information and Communication Technologies. ICT 2010. Communications in Computer and Information Science, vol 101. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-15766-0_87
Download citation
DOI: https://doi.org/10.1007/978-3-642-15766-0_87
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-15765-3
Online ISBN: 978-3-642-15766-0
eBook Packages: Computer ScienceComputer Science (R0)