Abstract
This paper proposed a novel hardware architecture for rapid object detection based on Adaboost learning algorithm with Haar-like features as weak classifiers. A 24x24 pipelined integral image array is introduced to reduce calculation time and eliminate the problem of the huge hardware resource consumption in integral image calculation and storage. An expansion of the integral image array is also proposed to increase the parallelism at a low cost of hardware resource consumption. These methods resulted in an optimized detection process. We further implemented the process on Xilinx XUP Virtex II Pro FPGA board, and achieved an accuracy of 91.3%, and a speed of 80 fps at clock rate of 100 MHz, for 352x288 CIF image.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Yang, M., Kriegman, D., Ahuja, N.: Detecting faces in images: A survey. IEEE Transactions on Pattern Analysis and Machine Intelligence (PAMI) 24, 34–58 (2002)
Viola, P., Jones, M.: Rapid object detection using a boosted cascade of simple features. In: Proceedings of the 2001 IEEE Computer Society Conference on Computer Vision and Pattern Recognition, CVPR 2001, vol. 1, pp. I-511–I-518 (2001)
Viola, P., Jones, M.: Robust real-time face detection. International Journal of Computer Vision 57, 137–154 (2004)
Hiromoto, M., Sugano, H., Miyamoto, R.: Partially parallel architecture for adaboost-based detection with haar-like features. IEEE Trans. Circuits Syst. Video Techn. 19, 41–52 (2009)
Theocharides, T., Vijaykrishnan, N., Irwin, M.: A parallel architecture for hardware face detection. In: IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 452–453. IEEE Computer Society, Los Alamitos (2006)
Lai, H.-C., Savvides, M., Chen, T.: Proposed fpga hardware architecture for high frame rate (?100 fps) face detection using feature cascade classifiers. In: First IEEE International Conference on Biometrics: Theory, Applications, and Systems (BTAS 2007), pp. 1–6 (2007)
Hefenbrock, D., Oberg, J., Thanh, N.T.N., Kastner, R., Baden, S.B.: Accelerating viola-jones face detection to fpga-level using gpus. In: Annual IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 11–18 (2010)
Wei, Y., Bing, X., Chareonsak, C.: Fpga implementation of adaboost algorithm for detection of face biometrics. In: IEEE International Workshop on Biomedical Circuits and Systems (BIOCAS), pp. S1/6–17–20 (2005)
Cho, J., Benson, B., Mirzaei, S., Kastner, R.: Parallelized architecture of multiple classifiers for face detection. In: IEEE International Conference on Application-Specific Systems, Architectures and Processors, pp. 75–82 (2009)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2010 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Wang, T., Zhao, F., Wan, J., Zhu, Y. (2010). A Novel Hardware Architecture for Rapid Object Detection Based on Adaboost Algorithm. In: Bebis, G., et al. Advances in Visual Computing. ISVC 2010. Lecture Notes in Computer Science, vol 6455. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-17277-9_41
Download citation
DOI: https://doi.org/10.1007/978-3-642-17277-9_41
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-17276-2
Online ISBN: 978-3-642-17277-9
eBook Packages: Computer ScienceComputer Science (R0)