Skip to main content

Secure Virtualization within a Multi-processor Soft-Core System-on-Chip Architecture

  • Conference paper

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 6578))

Abstract

This work aims to extend the concept of virtualization, which is known from the context of operating systems, for embedded multi-processor system-on-chip architectures. Thus, by introducing a Virtualization Middleware, we abstract from static bindings between soft-core processors and operation system kernels running on them. Using the proposed Virtualization Middleware, it is possible to remap kernels during run-time to different instances of soft-core processors. Our approach guarantees by design both privacy and integrity of virtualized data. In addition, no modifications to the employed kernels have to be done in order to be used within this approach. Therefore, it automatically secures context sensitive information against any access by unauthorized users. Therefore, the proposed hardware-based virtualization scheme is best suitable for embedded multi-processor systems with multiple users working on transparently and securely shared resource instances.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Brebner, G.J.: A virtual hardware operating system for the xilinx xc6200. In: Glesner, M., Hartenstein, R.W. (eds.) FPL 1996. LNCS, vol. 1142, pp. 327–336. Springer, Heidelberg (1996)

    Chapter  Google Scholar 

  2. Brebner, G.J., Diessel, O.: Chip-based reconfigurable task management. In: Brebner, G., Woods, R. (eds.) FPL 2001. LNCS, vol. 2147, pp. 182–191. Springer, Heidelberg (2001)

    Chapter  Google Scholar 

  3. Chun-Hsian Huang, P.A.H.: Hardware resource virtualization for dynamically partially reconfigurable systems. IEEE Embedded Systems Letters 1, 19–23 (2009)

    Article  Google Scholar 

  4. Huang, M., Simmler, H., Serres, O., El-Ghazawi, T.A.: Rdms: A hardware task scheduling algorithm for reconfigurable computing. In: IPDPS 2009, pp. 1–8. IEEE, Los Alamitos (2009)

    Google Scholar 

  5. Simmler, H., Levinson, L., Männer, R.: Multitasking on fpga coprocessors. In: Grünbacher, H., Hartenstein, R.W. (eds.) FPL 2000. LNCS, vol. 1896, pp. 121–130. Springer, Heidelberg (2000)

    Chapter  Google Scholar 

  6. Stöttinger, M., Biedermann, A., Huss, S.A.: Virtualization within a parallel array of homogeneous processing units. In: Sirisuk, P., Morgan, F., El-Ghazawi, T., Amano, H. (eds.) ARC 2010. LNCS, vol. 5992, pp. 17–28. Springer, Heidelberg (2010)

    Chapter  Google Scholar 

  7. Stumpf, F., Eckert, C.: Enhancing trusted platform modules with hardware-based virtualization techniques. In: SECURWARE 2008, pp. 1–9. IEEE, Cap Esterel (2008), http://www.sec.in.tum.de/assets/staff/stumpf/SECURWARE2008RE1.pdf

    Google Scholar 

  8. Yeh, C.-H.: The robust middleware approach for transparent and systematic fault tolerance in parallel and distributed systems. In: ICPP 2003, pp. 61–68. IEEE, Los Alamitos (2003)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2011 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Biedermann, A., Stöttinger, M., Chen, L., Huss, S.A. (2011). Secure Virtualization within a Multi-processor Soft-Core System-on-Chip Architecture. In: Koch, A., Krishnamurthy, R., McAllister, J., Woods, R., El-Ghazawi, T. (eds) Reconfigurable Computing: Architectures, Tools and Applications. ARC 2011. Lecture Notes in Computer Science, vol 6578. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-19475-7_40

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-19475-7_40

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-19474-0

  • Online ISBN: 978-3-642-19475-7

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics