Skip to main content

A Comprehensive Scheme for Contention Management in Hardware Transactional Memory

  • Conference paper
  • 1162 Accesses

Part of the book series: Communications in Computer and Information Science ((CCIS,volume 86))

Abstract

Transactional Memory (TM) is one kind of approach to maximize parallel performance for multicore systems. There are conflicts When two or more parallel transactions access the same location and at least one access is a write. Contention management(CM) refers to the mechanisms used to guarantee forward—to avoid performance pathology, and to promote throughput. In this paper, we introduce a new CM police. We remitted six of seven performance pathologies summered by Bobba. Our result shows high performance for large transactions, while get moderate improvement or little slowdown for small transactions. The performance of the systems used this policies combined with other policy are steady.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Herlihy, M., Moss, J.E.B.: Transactional Memory: architectural support for Lock- Free data structures. In: Proceedings of the 20th Annual International Symposium on Computer Architecture. Conference Proceedings - Annual Symposium on Computer Architecture, San Diego, CA, USA, pp. 289–300. IEEE Press, Los Alamitos (1993)

    Google Scholar 

  2. Herlihy, M., Luchangco, V., Moir, M., Scherer III, W.N.: Software Transactional Memory for Dynamic-Sized data structures. In: Proceedings of the 22nd Annual Symposium on Principles of Distributed Computing, Boston, Massachusetts, USA, pp. 92–101. ACM Press, New York (2003)

    Google Scholar 

  3. Scherer III, W.N., Scott, M.: Contention Management in Dynamic Software Transactiona Memory. In: Proceedings of the PODC Workshop on Concurrency and Synchronization in Java Programs, St John’s, Newfoundland, Canada, pp. 128–140 (2004)

    Google Scholar 

  4. Bobba, J., Moore, K.E., Volos, H., Yen, L., Hill, M.D., Swift, M.M., Wood, D.A.: Performance pathologies in hardware transactional memory. In: Proceedings of the International Symposium on Computer Architecture, San Diego, CA, USA, pp. 81–91. IEEE Press, Los Alamitos (2007)

    Google Scholar 

  5. Rossbach, C.J., Hofmann, O.S., Porter, D.E., Ramadan, H.E., Aditya, B., Witchel, E.: TxLinux: using and managing hardware transactional memory in an operating system. In: Proceedings of Twenty-First ACM SIGOPS Symposium on Operating Systems Principles, SOSP 2007, pp. 87–102. ACM, New York (2007)

    Chapter  Google Scholar 

  6. Yen, L.: Signatures in Transactional Memory systems. PhD thesis, Department of Computer Science, University of Wisconsin-Madison, WI, USA (2009)

    Google Scholar 

  7. Martin, M.M.K., Sorin, D.J., Beckmann, B.M., Marty, M.R., Xu, M., Alameldeen, A.R., Moore, K.E., Hill, M.D., Wood, D.A.: Multifacet’s general execution-driven multiprocessor simulator (GEMS) toolset. SIGARCH Comput. Archit. News 33, 92–99 (2005)

    Article  Google Scholar 

  8. Magnusson, P.S., Christensson, M., Eskilson, J., Forsgren, D., Hallberg, G., Hogberg, J., Larsson, F., Moestedt, A., Werner, B.: Simics: A full system simulation platform. Computer 35, 50–58 (2002)

    Article  Google Scholar 

  9. Yen, L., Bobba, J., Marty, M.R., Moore, K.E., Volos, H., Hill, M.D., Swift, M.M., Wood, D.A.: LogTM-SE: decoupling Hardware Transactional Memory from caches. In: Proceedings of the IEEE 13th International Symposium on High Performance Computer Architecture, Scottsdale, AZ, USA, pp. 261–272. IEEE Press, Los Alamitos (2007)

    Google Scholar 

  10. Woo, S.C., Ohara, M., Torrie, E., Singh, J.P., Gupta, A.: The SPLASH-2 programs: characterization and methodological considerations. In: Proceedings of the 22nd Annual International Symposium on Computer Architecture, ISCA 1995, pp. 24–36. ACM, New York (1995)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2011 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Wang, X., ji, Z., Fu, C., hu, M. (2011). A Comprehensive Scheme for Contention Management in Hardware Transactional Memory. In: Qi, L. (eds) Information and Automation. ISIA 2010. Communications in Computer and Information Science, vol 86. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-19853-3_58

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-19853-3_58

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-19852-6

  • Online ISBN: 978-3-642-19853-3

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics