Abstract
This work targets the use of formal methods for enhancing dependability analysis of sequential circuits described at the Register Transfer (RT) level. We consider solutions oriented towards theorem-proving techniques as an alternative to classical fault-injection techniques, for analyzing the consequences of errors caused by transient faults. A preliminary study was conducted to evaluate the advantages of a highly automated tool like ACL2 in that context. However, this study showed that, in spite of its numerous advantages, the ACL2 logic is not always expressive enough to deal with the properties under consideration here. In this paper, we briefly explain the shortcomings of ACL2 relatively to our problem, and we investigate the application of PVS, thus enabling to improve our simple and multiple faults models and the associated verification methodology.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Baarir, S., Braunstein, C., Clavel, R., Encrenaz, E., Ilié, J.M., Leveugle, R., Mounier, I., Pierre, L., Poitrenaud, D.: Complementary Formal Approaches for Dependability Analysis. In: Proc. IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT 2009) (2009)
Baarir, S., Braunstein, C., Encrenaz, E., Ilié, J.M., Li, T., Mounier, I., Poitrenaud, D., Younes, S.: Quantifying Robustness by Symbolic Model Checking. In: Proc. Hardware Verification Workshop (July 2010)
Crow, J., Owre, S., Rushby, J.M., Shankar, N., Srivas, M.: A Tutorial Introduction to PVS. In: Proc. Workshop on Industrial-Strength Formal Specification Techniques (1995)
Darbari, A., Al-Hashimi, B., Harrod, P., Bradley, D.: A New Approach for Transient Fault Injection using Symbolic Simulation. In: Proc. IEEE International On-Line Testing Symposium (2008)
Fey, G., Drechsler, R.: A Basis for Formal Robustness Checking. In: Proc. IEEE International Symposium on Quality Electronic Design (2008)
Hasan, O., Tahar, S., Abbasi, N.: Formal Reliability Analysis Using Theorem Proving. IEEE Trans. on Computers 59(5) (2010)
Kaufmann, M., Manolios, P., Moore, J.: Computer Aided Reasoning: an Approach. Kluwer Academic Pub., Dordrecht (2002)
Kaufmann, M., Moore, J.: Structured theory development for a mechanized logic. Journal of Automated Reasoning 26 (2001)
Krautz, U., Pflanz, M., Jacobi, C., Tast, H., Weber, K., Vierhaus, H.: Evaluating Coverage of Error Detection Logic for Soft Errors using Formal Methods. In: Proc. DATE 2006 (2006)
Leveugle, R., Hadjiat, K.: Multi-level fault injections in VHDL descriptions: alternative approaches and experiments. Journal of Electronic Testing: Theory and Applications 19(5) (October 2003)
Ouchet, F., Borrione, D., Morin-Allory, K., Pierre, L.: High-level symbolic simulation for automatic model extraction. In: Proc. IEEE Symposium on Design and Diagnostics of Electronic Systems (2009)
Owre, S., Rushby, J.M., Shankar, N.: PVS: A prototype verification system. In: Kapur, D. (ed.) CADE 1992. LNCS, vol. 607, Springer, Heidelberg (1992)
Pierre, L., Clavel, R., Leveugle, R.: ACL2 for the Verification of Fault-Tolerance Properties: First Results. In: Proc. International Workshop on the ACL2 Theorem Prover and Its Applications (2009)
Seshia, S., Li, W., Mitra, S.: Verification-guided soft error resilience. In: Proc. DATE 2007 (April 2007)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Clavel, R., Pierre, L., Leveugle, R. (2011). Towards Robustness Analysis Using PVS. In: van Eekelen, M., Geuvers, H., Schmaltz, J., Wiedijk, F. (eds) Interactive Theorem Proving. ITP 2011. Lecture Notes in Computer Science, vol 6898. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-22863-6_8
Download citation
DOI: https://doi.org/10.1007/978-3-642-22863-6_8
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-22862-9
Online ISBN: 978-3-642-22863-6
eBook Packages: Computer ScienceComputer Science (R0)