Skip to main content

Accuracy Analysis of Power Characterization and Modeling

  • Conference paper
Convergence and Hybrid Information Technology (ICHIT 2011)

Part of the book series: Lecture Notes in Computer Science ((LNISA,volume 6935))

Included in the following conference series:

Abstract

This paper presents a study on accuracy analysis of power models used for high-level power analysis in a chip design. The purpose is to find factors that are not modeled properly or not yet put into consideration. Different methods of characterizing input capacitance, effects of previous input states and input curves are discussed based on the comparisons with SPICE simulation results using 90nm bulk CMOS and 32nm Metal Gate/High-K Predictive Technology Model (PTM) models.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Mukhopadhyay, S., Raychowdhury, A., Roy, K.: Accurate Estimation of Total Leakage in Nanometer-Scale Bulk CMOS Circuits Based on Device Geometry and Doping Profile. IEEE Transaction on Computer Aided Design of Integrated Circuits and Systems 24(3), 363 (2005)

    Article  Google Scholar 

  2. Ackalloor, B., Gaitonde, D.: An Overview of Library Characterization in Semi-Custom Design. In: Custom Integrated Circuits Conference (1998)

    Google Scholar 

  3. Rabe, D.: Accurate Power Analysis of Integrated CMOS Circuits on Gate Level (2001)

    Google Scholar 

  4. Huang, M., Kwok, R., Chan, S.: An Empirical Algorithm for Power Analysis in Deep Submicron Electronic Designs. VLSI Design 14(2), 219–227 (2002)

    Article  Google Scholar 

  5. Raja, S., Varadi, F., Becer, M., Geada, J.: Transistor Level Gate Modeling for Accurate and Fast Timing, Noise, and Power Analysis. In: DAC 2008, June 8-13 (2008)

    Google Scholar 

  6. CCS Power Technical White Paper. Synopsys, Inc. (2006)

    Google Scholar 

  7. Goyal, R., Kumar, N.: Current Based Delay Models: A Must For Nanometer Timing (2005)

    Google Scholar 

  8. Acar, E., Arunachalam, R., Nassif, S.R.: Predicting short circuit power from timing models. In: Design Automation Conference, 2003, Asia and South Pacific (2003)

    Google Scholar 

  9. CCS Timing Technical White Paper. Synopsys, Inc. (2006)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2011 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Bai, X., Xu, H., Huang, M. (2011). Accuracy Analysis of Power Characterization and Modeling. In: Lee, G., Howard, D., Ślęzak, D. (eds) Convergence and Hybrid Information Technology. ICHIT 2011. Lecture Notes in Computer Science, vol 6935. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-24082-9_49

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-24082-9_49

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-24081-2

  • Online ISBN: 978-3-642-24082-9

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics