Abstract
Concurrent clock gating (CG) and power gating (PG) can help to tackle both static and dynamic power simultaneously, thereby enabling the design of low-power and energy efficient applications. Unfortunately the automatic integration of the two techniques in standard design flows is limited by several technical impediments. Among them, physical constraints during the Sleep Transistor Insertion (STI) imposed by row-based layout rules are certainly the most critical. Although determining the feasibility of the whole clock-gating and power-gating (CG-PG) integration, the adopted STI methodology may have drastic effects on several circuit metrics, like operating frequency, throughput and power savings. In this paper we introduce a layout-friendly STI approach for fine-grained CG-PG inclusion. The proposed method, that is aware of the timing-driven strategies adopted by most of the commercial placer tools, allows sub-row insertion of independent sleep-transistor cells, therefore enabling finer resolution in the CG-PG integration, along with minimal cell displacement and negligible layout disruption. This enables a larger number of cells to be power-gated (i.e., larger potential power-savings w.r.t. state-of-the-art fine-grained STI strategies), without delay overhead. Experimental results, conducted on a set of circuit benchmarks mapped onto an industrial 65nm technology, indicate that more than 50% of the total number of cells can be clock- and power-gated simultaneously, without any speed degradation.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Babighian, P., Benini, L., Macii, A., Macii, E.: Post-layout leakage power minimization based on distributed sleep transistor insertion. In: Proceedings of the 2004 International Symposium on Low Power Electronics and Design, ISLPED 2004, pp. 138–143 (2004)
Benini, L., De Micheli, G.: Automatic synthesis of low-power gated-clock finite-state machines. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 15(6), 630–643 (1996)
Benini, L., De Micheli, G., Macii, E.: Designing low-power circuits: practical recipes. IEEE Circuits and Systems Magazine 1(1), 6–25 (quarter 2001)
Benini, L., Siegel, P., De Micheli, G.: Saving power by synthesizing gated clocks for sequential circuits. IEEE Design Test of Computers 11(4), 32–41 (winter 1994)
Bolzani, L., Calimera, A., Macii, A., Macii, E., Poncino, M.: Enabling concurrent clock and power gating in an industrial design flow. In: Design, Automation Test in Europe Conference Exhibition, DATE 2009, pp. 334–339 (April 2009)
Bolzani, L., Calimera, A., Macii, A., Macii, E., Poncino, M.: Placement-aware clustering for integrated clock and power gating. In: IEEE International Symposium on Circuits and Systems, ISCAS 2009, pp. 1723–1726 (May 2009)
Calimera, A., Benini, L., Macii, A., Macii, E., Poncino, M.: Design of a flexible reactivation cell for safe power-mode transition in power-gated circuits. IEEE Transactions on Circuits and Systems I: Regular Papers 56(9), 1979–1983 (2009)
Garrett, D., Stan, M., Dean, A.: Challenges in clock gating for a low power asic methodology. In: Proceedings of International Symposium on Low Power Electronics and Design, pp. 176–181 (1999)
Ikebuchi, D., Seki, N., Kojima, Y., Kamata, M., Zhao, L., Amano, H., Shirai, T., Koyama, S., Hashida, T., Umahashi, Y., Masuda, H., Usami, K., Takeda, S., Nakamura, H., Namiki, M., Kondo, M.: Geyser-1: A mips r3000 cpu core with fine-grained run-time power gating. In: 15th Asia and South Pacific, Design Automation Conference (ASP-DAC), p. 369–370 (January 2010)
Keating, M., Flymm, S., Aitken, R., Gibbon, A., Shi, K.: Low Power Methodology Manual for System-on-Chip Design. Springer, Heidelberg (2007)
Macii, E., Bolzani, L., Calimera, A., Macii, A., Poncino, M.: Integrating clock gating and power gating for combined dynamic and leakage power optimization in digital cmos circuits. In: 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools, DSD 2008, pp. 298–303 (September 2008)
Roy, K., Mukhopadhyay, S., Mahmoodi-Meimand, H.: Leakage current mechanisms and leakage reduction techniques in deep-submicrometer cmos circuits. Proceedings of the IEEE 91(2), 305–327 (2003)
Sathanur, A., Benini, L., Macii, A., Macii, E., Poncino, M.: Fast computation of discharge current upper bounds for clustered power gating. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 19(1), 146–151 (2011)
Sathanur, A., Pullini, A., Benini, L., Macii, A., Macii, E., Poncino, M.: Timing-driven row-based power gating. In: Proceedings of the 2007 International Symposium on Low Power Electronics and Design, ISLPED 2007, pp. 104–109 (2007)
Usami, K., Ohkubo, N.: A design approach for fine-grained run-time power gating using locally extracted sleep signals. In: International Conference on Computer Design, ICCD 2006, pp. 155–161 (October 2006)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Lingasubramanian, K., Calimera, A., Macii, A., Macii, E., Poncino, M. (2011). Sub-Row Sleep Transistor Insertion for Concurrent Clock-Gating and Power-Gating. In: Ayala, J.L., García-Cámara, B., Prieto, M., Ruggiero, M., Sicard, G. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation. PATMOS 2011. Lecture Notes in Computer Science, vol 6951. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-24154-3_22
Download citation
DOI: https://doi.org/10.1007/978-3-642-24154-3_22
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-24153-6
Online ISBN: 978-3-642-24154-3
eBook Packages: Computer ScienceComputer Science (R0)