Abstract
Cell libraries are collections of logic cores (cells) used to construct larger chip designs; hence, any reduction in their power consumption may have a major impact in the power consumption of larger designs. The power consumption of a cell is often determined by triggering it with all possible input values in all possible orders at each state. In this paper, we first present a technique to measure the power consumption of a cell more efficiently by reducing the number of input orders that have to be checked. This is based on symbolic techniques and analyzes the number of (weighted) wire chargings taking place. Additionally, we present a technique that computes for a cell all orders that lead to the same state, but differ in their power consumption. Such an analysis is used to select the orders that minimize the required power, without affecting functionality, by inserting sufficient delays. Both techniques have been evaluated on an industrial cell library and were able to efficiently reduce the number of orders needed for power characterization and to efficiently compute orders that consume less power for a given state and input-vector transition.
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Bogliolo, A., Benini, L., Ricco, B.: Power Estimation of Cell-Based CMOS Circuits. In: Proc. of DAC 1996, pp. 433–438. ACM, New York (1996)
Bryant, R.: Boolean Analysis of MOS Circuits. IEEE Transactions on Computer-Aided Design 6(4), 634–649 (1987)
Huang, M., Kwok, R., Chan, S.-P.: An Empirical Algorithm for Power Analysis in Deep Submicron Electronic Designs. VLSI Design 14(2), 219–227 (2000)
Nangate Inc. Open Cell Library v2008_10 SP1 (2008), http://www.nangate.com/openlibrary/ .
Raffelsieper, M., Mousavi, M.R., Roorda, J.-W., Strolenberg, C., Zantema, H.: Formal Analysis of Non-determinism in Verilog Cell Library Simulation Models. In: Alpuente, M., Cook, B., Joubert, C. (eds.) FMICS 2009. LNCS, vol. 5825, pp. 133–148. Springer, Heidelberg (2009)
Raffelsieper, M., Mousavi, M.R., Zantema, H.: Order-Independence of Vector-Based Transition Systems. In: Proc. of ACSD 2010, pp. 115–123. IEEE, Los Alamitos (2010)
Raghunathan, A., Dey, S., Jha, N.K.: Glitch Analysis and Reduction in Register Transfer Level Power Optimization. In: Proc. of DAC 1996, pp. 331–336. ACM, New York (1996)
Shen, W.-Z., Lin, J.-Y., Lu, J.-M.: CB-Power: A Hierarchical Cell-Based Power Characterization and Estimation Environment for Static CMOS Circuits. In: Proc. of ASP-DAC 1997, pp. 189–194. IEEE, Los Alamitos (1997)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Raffelsieper, M., Mousavi, M. (2011). Symbolic Power Analysis of Cell Libraries. In: Salaün, G., Schätz, B. (eds) Formal Methods for Industrial Critical Systems. FMICS 2011. Lecture Notes in Computer Science, vol 6959. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-24431-5_11
Download citation
DOI: https://doi.org/10.1007/978-3-642-24431-5_11
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-24430-8
Online ISBN: 978-3-642-24431-5
eBook Packages: Computer ScienceComputer Science (R0)