Abstract
In order to be able to use multicore COTS hardware in critical systems, we put forward a time-oriented execution model and provide a general framework for programming and analysing a multicore compliant with the execution model.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Ballabriga, C., Cassé, H., Rochange, C., Sainrat, P.: OTAWA: An Open Toolbox for Adaptive WCET Analysis. In: Min, S.L., Pettit, R., Puschner, P., Ungerer, T. (eds.) SEUS 2010. LNCS, vol. 6399, pp. 35–46. Springer, Heidelberg (2010)
Behrmann, G., David, A., Larsen, K.G., Håkansson, J., Pettersson, P., Yi, W., Hendriks, M.: UPPAAL 4.0. In: Proceedings of the 3rd International Conference on the Quantitative Evaluation of SysTems (QEST 2006) , pp. 125–126. IEEE Computer Society (2006)
Boniol, F., Hladik, P.-E., Pagetti, C., Aspro, F., Jégu, V.: A Framework for Distributing Real-Time Functions. In: Cassez, F., Jard, C. (eds.) FORMATS 2008. LNCS, vol. 5215, pp. 155–169. Springer, Heidelberg (2008)
Chattopadhyay, S., Roychoudhury, A., Mitra, T.: Modeling shared cache and bus in multi-cores for timing analysis. In: 13th International Workshop on Software Compilers for Embedded Systems (SCOPES 2010), pp. 1–10. ACM (2010)
Chaudron, J.-B., Saussié, D., Siron, P., Adelantado, M.: Real time aircraft simulation using HLA standard - an overview. In: Proceedings of the First Simulation in Aerospace Conference - Toulouse, France (April 2011)
Curic, A.: Implementing Lustre Programs on Distributed Platforms with Real-Time Constraints. PhD thesis, Université Joseph Fourier, Grenoble (2005)
Ernits, J.: Memory arbiter synthesis and verification for a radar memory interface card. Nordic J. of Computing 12, 68–88 (2005)
Forget, J., Boniol, F., Lesens, D., Pagetti, C.: A real-time architecture design language for multi-rate embedded control systems. In: SAC, pp. 527–534. ACM (2010)
Freescale. e600 PowerPC - Reference Manual (2006)
Freescale. MPC8641D: Integrated host processor family reference manual (2008)
Gries, M.: Modeling a memory subsystem with petri nets: A case study. Hardware Design and Petri Nets, 291–310 (2000)
Halbwachs, N., Caspi, P., Raymond, P., Pilaud, D.: The synchronous dataflow programming language lustre. Proceedings of the IEEE 79(9), 1305–1320 (1991)
Heckmann, R., Ferdinand, C.: White paper: WCET prediction by static program analysis (2009)
Liu, I., Reineke, J., Lee, E.A.: A PRET architecture supporting concurrent programs with composable timing properties. In: 44th Asilomar Conference on Signals, Systems, and Computers (November 2010)
T. Mathworks, Simulink: User’s Guide
Metzlaff, S., Mische, J., Ungerer, T.: A real-time capable many-core model. In: Proceedings of the 32nd IEEE Real-Time Systems Symposium (RTSS 2011), Session Work in Progress (2011)
Pellizzoni, R., Betti, E., Bak, S., Yao, G., Criswell, J., Caccamo, M., Kegley, R.: A predictable execution model for COTS-based embedded systems. In: 17th IEEE Real-Time and Embedded Technology and Applications Symposium, RTAS 2011 (2011)
Rixner, S., Dally, W.J., Kapasi, U.J., Mattson, P.R., Owens, J.D.: Memory access scheduling. In: 27th International Symposium on Computer Architecture (ISCA 2000), pp. 128–138 (2000)
Rochange, C., Sainrat, P.: A Context-Parameterized Model for Static Analysis of Execution Times. Transactions on High-Performance Embedded Architecture and Compilation 2(3), 109–128 (2007)
Schranzhofer, A., Chen, J.-J., Thiele, L.: Timing analysis for TDMA arbitration in resource sharing systems. In: 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), Stockholm, Sweden (2010)
Skillicorn, D.B., Talia, D.: Models and languages for parallel computation. ACM Computing Surveys 30, 123–169 (1998)
Ungerrer, T., Cazorla, F.J., Sainrat, P., Bernat, G., Petrov, Z., Cassé, H., Rochange, C., Quinones, E., Uhrig, S., Gerdes, M., Guliashvili, I., Houston, M., Kluge, F., Metzlaff, S., Mische, J., Paolieri, M., Wolf, J.: MERASA: Multi-core execution of hard real-time applications supporting analysability. IEEE Micro. 30(5), 66–75 (2010)
Wilhelm, R., Engblom, J., Ermedahl, A., Holsti, N., Thesing, S., Whalley, D., Bernat, G., Ferdinand, C., Heckmann, R., Mitra, T., Mueller, F., Puaut, I., Puschner, P., Staschulat, J., Stenström, P.: The worst-case execution-time problem - overview of methods and survey of tools. ACM Trans. Embed. Comput. Syst. 7, 36:1–36:53 (2008)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2012 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Boniol, F., Cassé, H., Noulard, E., Pagetti, C. (2012). Deterministic Execution Model on COTS Hardware. In: Herkersdorf, A., Römer, K., Brinkschulte, U. (eds) Architecture of Computing Systems – ARCS 2012. ARCS 2012. Lecture Notes in Computer Science, vol 7179. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-28293-5_9
Download citation
DOI: https://doi.org/10.1007/978-3-642-28293-5_9
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-28292-8
Online ISBN: 978-3-642-28293-5
eBook Packages: Computer ScienceComputer Science (R0)