Abstract
This paper describes how to design a Galois field Multiplying and dividing circuit using sub field theory[4]. The circuit is much faster and more economical than the classical circuit. Multiplier circuit is a part of Divider and there is no inverse ROM for the dividing operation. We compared the new design with the classical design in both respects, speed and cost so found the new design is much better than the classical design.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
VXL BIRLA (Corp. name), Reed – Solomon Codec, IP Core, Product Brief (2009)
Brauchle, J., Koetter, R.: A Systematic Reed Solomon Encoder with Arbitrary Parity positions. In: Proceedings of IEEE GLOBECOM 2009 (2009)
Cury, M.L., Skjellum, A., Ward, H.L.: Accelerating Reed-Solomon coding in RAID systems with GPUs. In: IEEE International Symposium Parallel and Distributed Processing, IPDPS 2008 (2008)
Patel, P.: Parallel Multiplier design for Galois/Counter Mode of operation, Univ. of Wateroo Canada, Dep. of EE, MS Thesis (2008)
An, H.K.: Optimizing the Chien Search Machine without using Divider circuit. IEEK Transactions of Communications 49(5), 15–21 (2012)
Sim, S., Kwon, S., Song, D., Kim, J.T.: Implementation of a Reed-Solomon Code as an ECC in Yet Another Flash File System. World Academy of Science, Engineering and Technology 72, 235–238 (2010)
Cardarilli, G.C.: Analysis of Errors and Erasures in Parity Sharing RS Codecs. IEEE Transactions on Computers 56(12), 1721–1726 (2007)
EI-Rayis, A.O., Zhao, X.: Low power RS Codec Using Cell Based Reconfigurable Processor. IEEE Transactions on Computers, 279–282 (2009)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2012 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
An, HK. (2012). Optimal Design of Multiplying and Dividing Circuit for Reed-Solomon ECC Codec Processor. In: Lee, G., Howard, D., Kang, J.J., Ślęzak, D. (eds) Convergence and Hybrid Information Technology. ICHIT 2012. Lecture Notes in Computer Science, vol 7425. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-32645-5_72
Download citation
DOI: https://doi.org/10.1007/978-3-642-32645-5_72
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-32644-8
Online ISBN: 978-3-642-32645-5
eBook Packages: Computer ScienceComputer Science (R0)