Abstract
This paper presents the design and implementation of a novel pulse width modulation (PWM) chip. With low-power, high-performance, small area, and high speed, these circuits are employed in portable computer systems, such as the power circuits, electronic circuits, video and music amplifiers circuits, communications and control circuits, wireless communication and high-frequency circuit systems. This PWM chip followed the chip implementation center advanced design flow, and then was fabricated using Taiwan Semiconductor Manufacture Company 0.35-μm 2P4M mixed-signal CMOS process. The chip supply voltage is 3.3 V which can operate at a maximum frequency of 100 MHz. The total power consumption is 3.0268 mW, and the chip area size is 1.016 mm ×1.016 mm. Finally, the PWM chip was tested and the experimental results are discussed. From the excellent performance of the chip verified that it can be applied to audio amplifiers, communications control, etc.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Hava, A.M., Un, E.: A high-performance PWM algorithm for common-mode voltage reduction in three-phase voltage source inverters. IEEE Trans. Power Electronics 26(7), 1998–2008 (2011)
Patella, B.J., Prodic, A.: High-frequency digital PWM controller IC for DC–DC converters. IEEE Trans. Power Electronics 18(1), 438–446 (2003)
Rojas-Gonzalez, M.A., Sanchez-Sinencio, E.: Low-power high-efficiency Class D audio power amplifiers. IEEE J. Solid-State Circuits 44(12), 3272–3284 (2009)
Berkhout, M., Dooper, L.: Class-D audio amplifiers in mobile applications. IEEE Trans. Circuits Syst. I 57(5), 992–1001 (2010)
Leung, B.: A switching-based phase noise model for CMOS ring oscillators based on multiple thresholds crossing. IEEE Trans. Circuits Syst. I 57(11), 2858–2869 (2010)
Hajimiri, A., Limotyrakis, S., Lee, T.H.: Jitter and phase noise in ring oscillators. IEEE J. Solid–State Circuits 36(6), 790–804 (1999)
Li, M., Amaya, R.E.: Design of mM-W fully integrated CMOS standing-wave VCOs using low-loss CPW resonators. IEEE Trans. Circuits Syst. II 59(2), 78–82 (2012)
Mahattanakul, J.: Design procedure for two-stage CMOS operational amplifiers employing current buffer. IEEE Trans. Circuits Syst. II 52(11), 766–770 (2005)
Kurkure, G., Dutta, A.K.: A novel adaptive biasing scheme for CMOS Op-Amps. J. Semiconductor Technology and Science 5(3), 168–172 (2005)
Goll, B., Zimmermann, H.: A comparator with reduced delay time in 65-nm CMOS for supply voltages down to 0. 65 V. IEEE Trans. Circuits Syst. II 56(11), 810–814 (2009)
Fiorenza, J.K., Sepke, T., Holloway, P., Sodini, C.G., Lee, H.-S.: Comparator-based switched-capacitor circuits for ccaled CMOS technologies. IEEE J. Solid–State Circuits 41(12), 2658–2668 (2006)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2012 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Chen, RC., Lee, SF., Kuo, YC. (2012). Low Power Pulse Width Modulation Design for Class D Audio Amplifier Systems. In: Liu, B., Ma, M., Chang, J. (eds) Information Computing and Applications. ICICA 2012. Lecture Notes in Computer Science, vol 7473. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-34062-8_18
Download citation
DOI: https://doi.org/10.1007/978-3-642-34062-8_18
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-34061-1
Online ISBN: 978-3-642-34062-8
eBook Packages: Computer ScienceComputer Science (R0)