Abstract
As the successor of H.264/AVC, HEVC inherits the basic property of H.264/AVC and gives some new features. This paper introduces a novel dual-standard de-blocking filter architecture which could support both of the HEVC and H.264/AVC standards. It takes 48 clock cycles for H.264/AVC and 24 cycles for HEVC for every 16×16 block. The proposed unified-cross based processing order greatly reduces the design complexity. The proposed architecture occupies 43.3k equivalent gate count at frequency of 200MHz in SMIC 65nm library, which could satisfy the throughput requirement of quad-full high definition (QFHD) on 60fps for H.264/AVC and super hi-vision (SHV) on 60fps for HEVC. In addition, the total power consumption could be reduced by 37.8% in skipping mode when the edges need not be filtered.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Draft ITU-T recommendation and final draft international standard of joint video specification (ITU-T Rec. H.264/ISO/IEC 14 496-10 AVC. Joint Video Team (JVT) of ISO/IEC MPEG and ITU-T VCEG, JVTG050 (2003)
Wiegand, T., et al.: Overview of the H.264/AVC video coding standard. IEEE Trans. Circuits Syst. Video Technol. 13(7), 560–576 (2003)
http://www.engadget.com/2011/11/13/2012-london-olymipics-super-hi-vision-broadcast-coming-to-se/
http://www.itu.int/en/ITU-T/studygroups/com16/video/Pages/jctvc.aspx
Li, B., Sullivan, G.J., Xu, J.: Comparison of Compression Performance of HEVC Working Draft 5 with AVC High Profile. JCTVC-H0360, JCTVC 8th Meeting, San José, CA, USA, February 1-10 (2012)
Kossentini, F., Mahdi, N., Guermazi, H., et al.: Informal Subjective Quality Comparison of Compression Performance of HEVC Working Draft 5 with AVC High Profile. JCTVC-H0562 JCTVC 8th Meeting: San José, CA, USA, February 1-10 (2012)
List, P., Joch, A., Lainema, J., Bjøntegaard, G., Karczewicz, M.: Adaptive deblocking filter. IEEE Trans. on Circuits and Syst. for Video Tech. 13(7), 614–619 (2003)
Xu, K., Choy, C.S.: A five-stage pipeline, 204 cycles/MB, single-port SRAM-based de-blocking filter for H.264/AVC. IEEE Transactions on Circuits and Systems 18(3), 363–374 (2008)
Tobajas, F., Callicó, G.M., Pérez, P.A., de Armas, V., Sarmiento, R.: An Efficient Double-Filter Hardware Architecture for H.264/AVC De-blocking Filtering. IEEE Transactions on Consumer Electronics 54(1) (February 2008)
Lin, Y.-C., et al.: A Two-Result-per-Cycle De-blocking Filter Architecture for QFHD H.264/AVC Decoder. IEEE Trans. on VLSI Systems 17(6) (June 2009)
Zhou, D., Zhou, J., Zhu, J., Goto, S.: A48 Cycles/MB H.264/AVC De-blocking Filter Architecture for Ultra High Definition Applications. IEICE Trans. Fundamentals E92-A(12) (December 2009)
McCann, K., Han, W.-J., Kim, I.: Samsung’s Response to the Call for Proposals on Video Compression Technology. JCTVC-A124, JCTVC 1st Meeting: Dresden, DE, April 15-23 (2010)
Ugur, K., Andersson, K., Fuldseth, A., et al.: High Performance, Low Complexity Video Coding and the Emerging HEVC Standard. IEEE Trans. on Circuits and Systems for Video Technology 20(12) (December 2010)
Bross, B., Hhi, F., Han, W., et al.: High efficiency video coding (HEVC) text specification draft 6. JCTVC-H1003, JCTVC 7th Meeting: Geneva, CH, November 21-30 (2011)
Zhou, D., Zhou, J., Zhu, J., Liu, P., Goto, S.: A 2Gpixel/s H.264/AVC HP/MVC Video Decoder Chip for Super Hi-Vision and 3DTV/FTV Applications. ISSCC Dig. Tech. Papers, pp. 224–225 (2012)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2012 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Li, M., Zhou, J., Zhou, D., Peng, X., Goto, S. (2012). De-blocking Filter Design for HEVC and H.264/AVC. In: Lin, W., et al. Advances in Multimedia Information Processing – PCM 2012. PCM 2012. Lecture Notes in Computer Science, vol 7674. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-34778-8_25
Download citation
DOI: https://doi.org/10.1007/978-3-642-34778-8_25
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-34777-1
Online ISBN: 978-3-642-34778-8
eBook Packages: Computer ScienceComputer Science (R0)