Abstract
Data encryption has become a crucial need for almost all data transaction application due to the large diversity of the remote information exchange. A huge value of sensitive data is transferred daily via different channels such as e-commerce, electronic banking and even over simple email applications. Advanced Encryption Standard (AES) algorithm has become the optimum choice for various security services in numerous applications. Therefore, many researches get focused on that algorithm in order to improve its efficiency and performance. This paper presents a survey about the cutting edge research conducted for the AES algorithm issues and aspects in terms of developments, implementations and evaluations. The contribution of this paper is targeted toward building a base for future development and implementation of the AES algorithm. It also opens door for implementing the AES algorithm using some machine learning techniques.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
van Tilborg, H.C.A.: Encyclopedia of Cryptography and Security. Springer-Verlag New York, Inc., Secaucus (2005)
Nedjah, N., de Macedo Mourelle, L.: A Versatile Pipelined Hardware Implementation for Encryption and Decryption Using Advanced Encryption Standard. In: Daydé, M., Palma, J.M.L.M., Coutinho, Á.L.G.A., Pacitti, E., Lopes, J.C. (eds.) VECPAR 2006. LNCS, vol. 4395, pp. 249–259. Springer, Heidelberg (2007)
Paar, C., Pelzl, J.: Understanding Cryptography: A Textbook for Students and Practitioners, 1st edn. Springer Publishing Company, Incorporated (2009)
Burr, W.E.: Selecting the advanced encryption standard. IEEE Security and Privacy 1(2), 43–52 (2003)
Kilts, S.: Advanced FPGA Design: Architecture, Implementation, and Optimization. Wiley-IEEE Press (2007)
Gomes, O., Moreno, R., Pimenta, T.: A fast cryptography pipelined hardware developed in FPGA with VHDL. In: The 3rd International Congress on Ultra Modern Telecommunications and Control Systems and Workshops (ICUMT), pp. 1–6 (October 2011)
Mijalli, M.H.A.: Efficient realization of S-Box based reduced residue of prime numbers using Virtex-5 and Virtex-6 FPGAs. American Journal of Applied Sciences 8(8), 754–757 (2011)
Dileep, A., Sekhar, C.: Identification of block ciphers using support vector machines. In: International Joint Conference on Neural Networks, IJCNN 2006, pp. 2696–2701 (2006)
National Institute of Standards and Technology: FIPS PUB 46-3: Data Encryption Standard (DES) (October 1999), http://www.itl.nist.gov/fipspubs/fip186-2.pdf , supersedes FIPS 46-2
Hoang, T., Nguyen, V.L.: An efficient FPGA implementation of the advanced encryption standard algorithm. In: IEEE RIVF International Conference on Computing and Communication Technologies, Research, Innovation, and Vision for the Future (RIVF), pp. 1–4 (March 2012)
National Institute of Standards and Technology, http://www.nist.gov/index.html
Zambreno, J., Nguyen, D., Choudhary, A.: Exploring Area/Delay Tradeoffs in an AES FPGA Implementation. In: Becker, J., Platzner, M., Vernalde, S. (eds.) FPL 2004. LNCS, vol. 3203, pp. 575–585. Springer, Heidelberg (2004)
Wali, M.F., Rehan, M.: Effective coding and performance evaluation of the Rijndael Algorithm (AES). In: Student Conference on Engineering Sciences and Technology, SCONEST 2005, pp. 1–7 (August 2005)
Tillich, S., Feldhofer, M., Popp, T., Großschädl, J.: Area, delay, and power characteristics of standard-cell implementations of the AES S-Box. Journal of Signal Processing Systems 50(2), 251–261 (2008)
Hamalainen, P., Alho, T., Hannikainen, M., Hamalainen, T.: Design and implementation of low-area and low-power AES encryption hardware core. In: The 9th EUROMICRO Conference on Digital System Design: Architectures, Methods and Tools, DSD 2006, pp. 577–583 (2006)
Elumalai, R., Reddy, A.R.: Improving diffusion power of AES Rijndael with 8 ×8 MDS Matrix. International Journal of Scientific and Engineering Research 2(3) (March 2011)
Rais, M.H., Qasim, S.M.: Efficient fpga realization of S-Box using reduced residue of prime numbers. International Journal of Computer Science and Network Security (IJCSNS) 10(1), 74–96 (2010)
Huang, J., Seberry, J., Susilo, W.: A Five-Round Algebraic Property of the Advanced Encryption Standard. In: Wu, T.-C., Lei, C.-L., Rijmen, V., Lee, D.-T. (eds.) ISC 2008. LNCS, vol. 5222, pp. 316–330. Springer, Heidelberg (2008)
Yenuguvanilanka, J., Elkeelany, O.: Performance evaluation of hardware models of advanced encryption standard (AES) algorithm. The IEEE Southeastcon, 222–225 (April 2008)
Ghewari, P.B., Jaymala, M., Patil, K., Chougule, A.B.: Efficient hardware design and implementation of AES cryptosystem. International Journal of Engineering Science and Technology 2(3), 213–219 (2010)
Thulasimani, L., Madheswaran, M.: A single chip design and implementation of aes-128/192/256 encryption algorithms. International Journal of Engineering Science and Technology 2(5), 1052–1059 (2010)
Yin, H., Debiao, H., Yong, K., Xiande, F.: High-speed ASIC implementation of AES supporting 128/192/256 bits. In: International Conference on Test and Measurement, ICTM 2009, vol. 1, pp. 95–98 (December 2009)
Liberatori, M., Otero, F., Bonadero, J., Castineira, J.: AES-128 cipher. high speed, low cost FPGA implementation. In: The 3rd Southern Conference on Programmable Logic, SPL 2007, pp. 195–198 (Febraury 2007)
Rady, A., El Sehely, E., El Hennawy, A.: Design and implementation of area optimized AES algorithm on reconfigurable FPGA. In: Internatonal Conference on Microelectronics, ICM 2007, pp. 35–38 (December 2007)
Siddeeq, Y.A., Ali, H.M.: AES cryptosystem development using neural networks. International Journal of Computer and Electrical Engineering (IJCEE) 3(2), 309–314 (2011)
Albassal, A., Wahdan, A.M.: Neural network based cryptanalysis of a feistel type block cipher. In: International Conference on Electrical, Electronic and Computer Engineering, ICEEC 2004, pp. 231–237 (September 2004)
Albassal, A., Wahdan, A.M.: Genetic algorithm cryptanalysis of a feistel type block cipher. In: International Conference on Electrical, Electronic and Computer Engineering, ICEEC 2004, pp. 217–221 (September 2004)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2012 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Fathy, A., Tarrad, I.F., Hamed, H.F.A., Awad, A.I. (2012). Advanced Encryption Standard Algorithm: Issues and Implementation Aspects. In: Hassanien, A.E., Salem, AB.M., Ramadan, R., Kim, Th. (eds) Advanced Machine Learning Technologies and Applications. AMLTA 2012. Communications in Computer and Information Science, vol 322. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-35326-0_51
Download citation
DOI: https://doi.org/10.1007/978-3-642-35326-0_51
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-35325-3
Online ISBN: 978-3-642-35326-0
eBook Packages: Computer ScienceComputer Science (R0)