Abstract
The goal of the paper is to evaluate the performance of the sector mapping schems of flash translation layer (FTL) considering the different memory requirements of the schemes. Under the given memory, we assume that the available memory space is used as buffer for NAND flash memory and that the buffer is managed by the block-level LRU replacement scheme. The trace-drive simulation shows that the page mapping scheme delivers the best performance even though the available buffer size is smaller than other schemes. However, in the very memory-hash environment, other hybrid mapping schemes delivers a better performance than the page mapping scheme.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Ban, A.: Flash file system. United States Patent, No. 5,404,485 (1995)
Ban, A.: Flash file system optimized for page-mode flash technologies. United States Patent, No. 5,937,425 (1999)
Kim, J., Kim, J.M., Noh, S., Min, S., Cho, Y.: A space-efficient flash translation layer for compactflash systems. IEEE Transactions on Consumer Electronics 48, 366–375 (2002)
Lee, S., Park, D., Chung, T., Choi, W., Lee, D., Park, S., Song, H.: A log buffer based flash translation layer using fully associative sector translation. ACM Transactions on Embedded Computing Systems 6(3) (2007)
Shin, I.: Light weight sector mapping scheme for NAND-based block devices. IEEE Transactions on Consumer Electronics 56, 651–656 (2010)
Kang, S., Park, S., Jung, H., Shim, H., Cha, J.: Performance Trade-offs in using NVRAM write buffer for flash memory-based storage devices. IEEE Transactions on Computers 58(6), 744–758 (2009)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2012 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Shin, I. (2012). Performance Evaluation of the Sector Mapping Schemes Considering Mapping Table Size. In: Kim, Th., Cho, Hs., Gervasi, O., Yau, S.S. (eds) Computer Applications for Graphics, Grid Computing, and Industrial Environment. CGAG GDC IESH 2012 2012 2012. Communications in Computer and Information Science, vol 351. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-35600-1_12
Download citation
DOI: https://doi.org/10.1007/978-3-642-35600-1_12
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-35599-8
Online ISBN: 978-3-642-35600-1
eBook Packages: Computer ScienceComputer Science (R0)