Abstract
In the development of safety-critical embedded systems, the ability to formally analyze system behavior models, based on timing and causality, helps the designer to get insight into the systems overall timing behavior. To support the design and analysis of real-time embedded systems, the UML modeling profile MARTE provides CCSL – a time model and a clock constraint specification language. CCSL is an expressive language that supports specification of both logical and chronometric constraints for MARTE models. On the other hand, semantic frameworks such as timed automata provide verification support for real-time systems. To address the challenge of verifying CCSL-based behavior models, in this paper, we propose a technique for transforming MARTE/CCSL mode behaviors into Timed Automata for model-checking using the UPPAAL tool. This enables verification of both logical and chronometric properties of the system, which has not been possible before. We demonstrate the proposed transformation and verification approach using two relevant examples of real-time embedded systems.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Alur, R., Dill, D.: A theory of timed automata. Theoretical Computer Science 126(2), 183–235 (1994)
Amnell, T., Fersman, E., Mokrushin, L., Pettersson, P., Yi, W.: TIMES: a Tool for Schedulability Analysis and Code Generation of Real-Time Systems. In: Larsen, K.G., Niebert, P. (eds.) FORMATS 2003. LNCS, vol. 2791, Springer, Heidelberg (2004)
André, C., Mallet, F., de Simone, R.: Modeling Time(s). In: Engels, G., Opdyke, B., Schmidt, D.C., Weil, F. (eds.) MoDELS 2007. LNCS, vol. 4735, pp. 559–573. Springer, Heidelberg (2007)
André, C.: Syntax and Semantics of the Clock Constraint Specification Language (CCSL). Rapport de recherche RR-6925, INRIA (2009)
André, C., Mallet, F., DeAntoni, J.: VHDL observers for clock constraint checking. In: 2010 Int. Symp. on Industrial Embedded Systems (SIES), pp. 98–107 (July 2010)
Arnold, A.: Finite transition systems - semantics of communicating systems. Int. Series in Computer Science. Prentice Hall (1994)
Baier, C., Katoen, J.P.: Principles of Model Checking. Representation and Mind Series. The MIT Press (2008)
Bouyssounouse, B., Sifakis, J. (eds.): Embedded Systems Design: The ARTIST Roadmap for Research and Development. LNCS, vol. 3436. Springer, Heidelberg (2005)
DeAntoni, J., Mallet, F.: TimeSquare: Treat Your Models with Logical Time. In: Furia, C.A., Nanz, S. (eds.) TOOLS 2012. LNCS, vol. 7304, pp. 34–41. Springer, Heidelberg (2012)
Jahanian, F., Mok, A.: Modechart: a specification language for real-time systems. IEEE Transactions on Software Engineering 20(12), 933–947 (December)
Larsen, K.G., Pettersson, P., Yi, W.: Uppaal in a Nutshell. Int. Journal on Software Tools for Technology Transfer 1(1-2), 134–152 (1997)
Mallet, F.: Automatic Generation of Observers from MARTE/CCSL. In: Int. Symp. on Rapid System Prototyping - RSP 2012. IEEE, Tampere (2012), http://hal.inria.fr/hal-00764066
Mallet, F., André, C.: On the semantics of UML/Marte Clock Constraints. In: Int. Symp. on Object/Component/Service-Oriented Real-Time Distributed Computing (ISORC 2009), pp. 301–312. IEEE, Tokyo (2009), http://hal.inria.fr/inria-00383279
OMG: UML Profile for MARTE, v1.0. Object Management Group (November 2009), formal/(2009-11-02)
Wang, Z., Pu, G., Li, J., He, J., Qin, S., Larsen, K.G., Madsen, J., Gu, B.: MDM: A Mode Diagram Modeling Framework. In: Proc. First International Workshop on Formal Techniques for Safety-Critical Systems, pp. 135–149. EPTCS (2012)
Yin, L., Mallet, F., Liu, J.: Verification of MARTE/CCSL time requirements in Promela/SPIN. In: 2011 16th IEEE Int. Conf. on Engineering of Complex Computer Systems (ICECCS), pp. 65–74 (April 2011)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2013 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Suryadevara, J., Seceleanu, C., Mallet, F., Pettersson, P. (2013). Verifying MARTE/CCSL Mode Behaviors Using UPPAAL. In: Hierons, R.M., Merayo, M.G., Bravetti, M. (eds) Software Engineering and Formal Methods. SEFM 2013. Lecture Notes in Computer Science, vol 8137. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-40561-7_1
Download citation
DOI: https://doi.org/10.1007/978-3-642-40561-7_1
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-40560-0
Online ISBN: 978-3-642-40561-7
eBook Packages: Computer ScienceComputer Science (R0)