Skip to main content

Part of the book series: Informatik-Fachberichte ((INFORMATIK,volume 147))

Abstract

Some testing problems in CMOS circuits are presented: Stuck-open and Stuck-on faults, bridging faults, and excessive leakage in dynamic CMOS circuits. It is shown that current consumption of a faulty CMOS circuit is several order of magnitude greater than the fault-free circuit, then consumption measurement may be a powerful mean of testing. Test by consumption measurement provides improvement of controllability and observability of some faults in comparison with logic test.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. R. H. Wadsack, “Fault Modeling and Logic Simulation of CMOS and MOS Integrated Circuits,” the Bell Systems Technical Journal, vol 57, no 5, May 1978.

    Google Scholar 

  2. D. Baschiera B. Courtois, “Testing CMOS: a Challenge,” Proceeding of VLSI Design, pp. 58-62, October 84.

    Google Scholar 

  3. D. Baschiera B. Courtois, “Testing for S-open, S-on and Shorts,” Rapport de recherche au laboratoire TIM3/IMAG, Mai 85.

    Google Scholar 

  4. S. M. Reddy M. K. Reddy J. G. Kuhl, “On Testable Design for CMOS Logic Circuits,” Proceeding of International Test Conference 1983, paper 15.2, pp. 35-445.

    Google Scholar 

  5. J. A. Brzozowski, “Testability of CMOS Cells,” Proceeding of VAIL, April 86.

    Google Scholar 

  6. J. M. Acken, “Testing for Bridging Faults [Shorts] in CMOS Circuits,” Proceeding of 20th Design Automation Conference 1983 IEEE, paper 45.4, pp. 717-718.

    Google Scholar 

  7. K. Wagner, “Delay Testing of Digital Circuits Using Pseudorandom Input Sequences,” CRC Report No 86, May 1986.

    Google Scholar 

  8. Dr J. J. Shedletsky, “Delay Testing LSI Logic,” IBM T.J. Watson Research Center Yorktown Heights, pp. 159-164.

    Google Scholar 

  9. M. W. Levi, “CMOS is Most Testable,” Proceeding of International Test Conference 1981 IEEE, paper 9.3, pp. 217-220.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1987 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Jacomino, M., Rainard, J.L., David, R. (1987). Fault Detection by Consumption Measurement in CMOS Circuits. In: Belli, F., Görke, W. (eds) Fehlertolerierende Rechensysteme / Fault-Tolerant Computing Systems. Informatik-Fachberichte, vol 147. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-45628-2_8

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-45628-2_8

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-18294-8

  • Online ISBN: 978-3-642-45628-2

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics