Abstract
A high-performance, general purpose processor has been designed, using various technology independent methods to improve performance. Its structure offers a large degree of parallelism and is adjusted to the application. A novel control unit, which asynchronously controls instruction execution by tokens, allows the evaluation of very complex expressions without any reference to clock cycles. The main memory communicates via 4 ports with the processor and avoids a bottleneck in accessing data. The processor performance is measured and compared with several commercial systems.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
E.E. Barton: A Non-Metric Design Methodology for VLSI, in: J.P. Gray (editor) VLSI 81, Academic Press, 1981, p. 25
R. Bisiani, F. Tisato: A Multi-Microprocessor System as a Set of Cooperating Processes, Proc. Euromicro Workshop, Nice, 1975, in: R. Hartenstein, R. Zaks (editors): Micro-Architecture of Computer Systems, North-Holl., p. 9
J.A. Fisher: The VLIW Machine: A Multiprocessor for Compiling Scientific Code, Computer, Vol.17, (Jul84), p. 45
H. Hagiwara, S. Tomita, S. Oyanagi et al.: A Dynamically Microprogrammable Computer with Low-Level Parallelism, IEEE, Vol. C-29, 7 (1980), p. 577
K. Jensen, N. Wirth: PASCAL User Manual and Report, Springer, Berlin, 1975
A. Kroneberg: Ein Firmware-Interpreter für blockorientierte Programmiersprachen, in: K.-H. Hauer, C. Seeger (editors): Berichte des German Chapter of the ACM, Band 6: Hardware für Software, Teubner, Stuttgart, 1980, p. 124
G. Krüger: Automatic Generation of Self-Test Programs — A New Feature of the MIMOLA Design System, Proc. 23rd Design Automation Conf., 1986, p. 378
P. Marwedel: The MIMOLA Design System: A Design System Which Spans Several Levels, in: W.K. Giloi, B.D. Shriver (editors): Methodologies for Computer System Design, North Holl., 1985, p. 223
P. Marwedel: A New Synthesis Algorithm for the MIMOLA Software System, Proc. 23rd Design Automation Conf., 1986, p. 271
C.E. McDowell: A Simple Architecture for Low Level Parallelism, Proc. IEEE Conf.Parallel Processes, 1983, p. 472
A. Nicolau, J.A. Fisher: Measuring the Parallelism Available for Very Long Instruction Word Architectures, IEEE, Vol.C-33, (Nov84), p. 968
L. Nowak: SAMP: Entwurf und Realisierung eines neuartigen Rechnerkonzeptes, Ph.D.-thesis, University Kiel, 1986
D.A. Patterson, C.H. Sequin: A VLSI RISC, Computer, Vol.15, 9 (Sep82), p. 8
D.A. Patterson: A Performance Evaluation of the Intel 80286, ACM, Comp. Arch. News, Vol.10, 5 (Sep82), p. 16
C.L. Seitz: Self-Timed Systems, in: C. Mead, L. Conway: Introduction to VLSI Systems, Addison-Wesley, 1979, p. 236
S. Tomita, K. Shibayama, T. Kitamura et al.: A User Microprogrammable Local Host Computer with Low-Level Parallelism, Proc.10th ACM Symp. Comp. Arch., ACM Sigarch, Vol.11, 3 (1983), p. 151
N. Wirth: Algorithmen und Datenstrukturen, Teubner, Stuttgart, 1975
G. Zimmermann: Eine Methode zum Entwurf von Digitalrechnern mit der Programmiersprache MIMOLA, Informatik Fachberichte, Vol.6, 1976, p. 465
G. Zimmermann: MDS — The MIMOLA Design Method, Journal of Digital Systems, Vol.4, 3 (1980), p. 337
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1988 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Nowak, L. (1988). SAMP: A General Purpose Processor Based on a Self-Timed VLIW Structure. In: Kastens, U., Rammig, F.J. (eds) Architektur und Betrieb von Rechensystemen. Informatik-Fachberichte, vol 168. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-73451-9_28
Download citation
DOI: https://doi.org/10.1007/978-3-642-73451-9_28
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-18994-7
Online ISBN: 978-3-642-73451-9
eBook Packages: Springer Book Archive