Zusammenfassung
Ein systolisches Netz [14] ist ein besonders reguläres Prozessorennetzwerk, das große Datenmengen durch parallele Eingabe, Berechnung und Ausgabe bewältigen kann. Anwendungsbereiche sind Bild-und Signalverarbeitung, Textverarbeitung, Meteorologie, Medizin, Numerik und andere. Systolische Netze eignen sich besonders zur Realisierung in VLSI-Chips, die auf engstem Raum (z.B. in Satelliten) komplizierte und daten-intensive Funktionen übernehmen.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
Literatur
R. C. Backhouse, Program Construction and Verification, Series in Computer Science, Prentice-Hall Int., 1986.
J.-P. Banatre, A. Coutant and D. Le Metayer, “A Parallel Machine for Multiset Transformation and Its Programming Style”, Future Generation Computer Systems 4, 2 (Sept. 1988), 133–144.
K. M. Chandy and J. Misra, Parallel Program Design, Addison-Wesley, 1988.
E. W. Dijkstra, A Discipline of Programming, Series in Automatic Computation, Prentice-Hall, 1976.
V. van Dongen and P. Quinton, “Uniformization of Linear Recurrence Equations: A Step Towards the Automatic Synthesis of Systolic Arrays”, Proc. Int. Conf. on Systolic Arrays, K. Bromley, S.-Y. Kung and E. Swartzlander (eds.), IEEE Computer Society, 1988, 473–482.
B. R. Engstrom and P. R. Cappello, “The SDEF Systolic Programming System”, J. Parallel and Distributed Computing 7, 2 (Oct. 1989), 201–231.
J. A. B. Fortes, K.-S. Fu and B. W. Wah, “Systematic Design Approaches for Algorithmically Specified Systolic Arrays”, in Computer Architecture — Concepts and Systems, V. M. Milutinovic (ed.), North-HoUand, 1988, Chap. 11.
P. Frison, P. Gachet and P. Quinton, “Designing Systolic Arrays with DIASTOL”, in VLSI Signal Processing II, S.-Y. Kung, R. E. Owen and J. G. Nash (eds.), IEEE Press, 1986, 93–105.
D. Gries, The Science of Programming, Texts and Monographs in Computer Science, Springer-Verlag, 1981.
E. C. R. Hehner, The Logic of Programming, Series in Computer Science, Prentice-Hall Int., 1984.
C.-H. Huang, “The Mechanically Certified Derivation of Concurrency and its Application to Systolic Design”, Ph. D. Thesis, Department of Computer Sciences, The University of Texas at Austin, Aug. 1987.
C.-H. Huang and C. Lengauer, “The Derivation of Systolic Implementations of Programs”, Acta Informatica 24, 6 (Nov. 1987), 595–632.
C.-H. Huang and C. Lengauer, “An Incremental Mechanical Development of Systolic Solutions to the Algebraic Path Problem”, Acta Informatica 21, 2 (Nov. 1989), 97–124.
H. T. Kung and C. E. Leiserson, “Algorithms for VLSI Processor Arrays”, in Introduction to VLSI Systems, C. Mead and L. Conway (eds.), Addison-Wesley, 1980, Sect. 8.3.
P. Lee, Z. Kedem, “Synthesizing Linear Array Algorithms from Nested for Loop Algorithms”, IEEE Trans. on Computers TC-37, 12 (Dec. 1988), 1578–1598.
C. Lengauer, “Towards Systolizing Compilation: An Overview”, Proc. Parallel Architectures and Languages Europe (PARLE ‘89), E. Odijk, M. Rem and J.-C. Syre (eds.), Vol. II: Parallel Languages, Lecture Notes in Computer Science 366, Springer-Verlag, 1989, 253–272.
C. Lengauer, “Code Generation for a Systolic Computer”, Software—Practice & Experience 20, 3 (Mar. 1990), 261–282.
C. Lengauer and D. G. Hudson, “A Systolic Program for Gauss-Jordan Elimination”, in Beauty is our Business, W. H. J. Feijen, A. J. M. van Gasteren, D. Gries and J. Misra (eds.), Texts and Monographs in Computer Science, Springer-Verlag, 1990, Chap. 6.
C. Lengauer, B. Sabata and F. Arman, “A Mechanically Derived Systolic Implementation of Pyramid Initialization”, Proc. Workshop on Hardware Specification, Verification and Synthesis: Mathematical Aspects, G. Brown and M. Leeser (eds.), Lecture Notes in Computer Science 406, Springer-Verlag, 1990, 90–105.
C. Lengauer and J. W. Sanders, “The Projection of Systolic Programs”, Proc. Mathematics of Program Construction, J. L. A. van de Snepscheut (ed.), Lecture Notes in Computer Science 375, Springer-Verlag, 1989, 307–324.
C. Lengauer and J. Xue, “A Systolic Array for Pyramidal Algorithms”, Tech. Report ECS-LFCS-90-114, Department of Computer Science, University of Edinburgh, May 1990.
P. Quinton and V. van Dongen, “The Mapping of Linear Recurrence Equations on Regular Arrays”, J. VLSI Signal Processing 1, 2 (Oct. 1989), 95–113.
S. K. Rao, “Regular Iterative Algorithms and their Implementations on Processor Arrays”, Ph. D. Thesis, Department of Electrical Engineering, Stanford University, Oct. 1985.
Y. Robert and D. Trystram, “An Orthogonal Systolic Array for the Algebraic Path Problem”, Computing 39, 3 (1987), 187–199.
G. Rote, “A Systolic Array Algorithm for the Algebraic Path Problem (Shortest Paths; Matrix Inversion)”, J. Computing 34, 3 (1985), 191–219.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1990 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Lengauer, C. (1990). Wie kann man imperative Programme auf eine Systolisierung vorbereiten?. In: Reuter, A. (eds) GI — 20. Jahrestagung II. Informatik-Fachberichte, vol 258. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-76119-5_56
Download citation
DOI: https://doi.org/10.1007/978-3-642-76119-5_56
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-53213-2
Online ISBN: 978-3-642-76119-5
eBook Packages: Springer Book Archive