Skip to main content

Real-Time Debugging by Minimal Hardware Simulation

  • Conference paper
PEARL 94

Part of the book series: Informatik aktuell ((INFORMAT))

  • 38 Accesses

Abstract

This paper describes a debugging environment for real-time applications that supports the querying of the elapsed time at breakpoints. The environment employs hardware simulation at the level of processor cycles. The hardware simulation is limited only to the aspects relevant to processor cycle accounting and includes instruction caching, instruction frequency accounting, and instruction pipelining. This simulation is performed by program instrumentation to minimize the performance impact. Thus, the environment provides the means to debug a real-time application for an embedded system on a regular workstation in an efficient manner.

This work was supported in part by the Office of Naval Research under contract # N00014-94-1-0006

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 54.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 69.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. T. P. Baker, F. Mueller, and Viresh Rustagi. Experience with a prototype of the POSIX “minimal realtime system profile”. In IEEE Workshop on Real-Time Operating Systems and Software, pages 12–16, 1994.

    Chapter  Google Scholar 

  2. M. E. Benitez and J. W. Davidson. A portable global optimizer and linker. In ACM SIGPLAN Conference on Programming Language Design and Implementation, pages 329–338, June 1988.

    Google Scholar 

  3. D. Bhatt, A. Ghonami, and R. Ramanujan. An instrumented testbed for real-time distributed systems development. In IEEE Symposium on Real-Time Systems, pages 241–250, December 1987.

    Google Scholar 

  4. R. Gerber and S. Hong. Semantics-based compiler transformations for enhanced schedulability. In IEEE Symposium on Real-Time Systems, pages 232–242, December 1993.

    Google Scholar 

  5. J. Hennessy and D. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann, 1990.

    Google Scholar 

  6. C. R. Hill. A real-time microprocessor debugging technique. In ACM SIGSOFT/SIGPLAN Software Engineering Symposium on High-Level Debugging, pages 145–148, 1983.

    Chapter  Google Scholar 

  7. M. Hill. A case for direct-mapped caches. IEEE Computer, 21(11):25–40, December 1988.

    Article  Google Scholar 

  8. Adolf Leung. Personal communications. Sun Microsystems (Engineering), February 1994.

    Google Scholar 

  9. F. Mueller. Static Cache Simulation and its Applications. PhD thesis, Dept, of CS, Florida State University, July 1994.

    Google Scholar 

  10. F. Mueller and D. B. Whailey. Efficient on-the-fly analysis of program behavior and static cache simulation. In Static Analysis Symposium, September 1994.

    Google Scholar 

  11. F. Mueller and D. B. Whailey. On debugging real-time applications. In ACM SIGPLAN Workshop on Language, Compiler, and Tool Support for Real-Time Systems, June 1994.

    Google Scholar 

  12. F. Mueller, D. B. Whailey, and M. Harmon. Predicting instruction cache behavior. In ACM SIGPLAN Workshop on Language, Compiler, and Tool Support for Real-Time Systems, June 1994.

    Google Scholar 

  13. P. Rowe and B. Pagurek. Remedy: A real-time, multiprocessor, system level debugger. In IEEE Symposium on Real-Time Systems, pages 230–239, December 1987.

    Google Scholar 

  14. K. So, F. Darema, D. A. George, V. A. Norton, and G. F. Pfister. PSIMUL — a system for parallel execution of parallel programs. Performance Evaluation of Supercomputers, pages 187–213, 1988.

    Google Scholar 

  15. Sun Microsystems, Inc. Programmer’s Language Guide, March 1990. Part No. 800-3844-10.

    Google Scholar 

  16. Texas Instruments. TMS390S10 Integrated SPARC Processor, February 1993.

    Google Scholar 

  17. M. Timmerman, F. Gielen, and P. Lambix. A knowledge-based approach for the debugging of real-time multiprocessor systems. In IEEE Workshop on Real-Time Applications, pages 23–28, 1993.

    Chapter  Google Scholar 

  18. H. Tokuda, M. Kotera, and C. W. Mercer. A real-time monitor for a distributed real-time operating system. In ACM/ONR Workshop on Parallel and Distributed Debugging, pages 68–77, 1988.

    Chapter  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1994 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Mueller, F., Whalley, D.B., Harmon, M. (1994). Real-Time Debugging by Minimal Hardware Simulation. In: Holleczek, P. (eds) PEARL 94. Informatik aktuell. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-79392-9_7

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-79392-9_7

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-58677-7

  • Online ISBN: 978-3-642-79392-9

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics