Zusammenfassung
Flexible implementation platfonns for integrated service communication subsystems providing high perfonnance capabilities are increasingly required. Dedicated VLSI components can be used for time-critical processing tasks in order to provide high perfonnance. The highly modular VLSI implementation architecture designed with parametrizable and programmable components allows for service fleXIbility. The architecture is not limited to a certain protocol, but allows the implementation of a variety of high-speed protocols. Furthennore, this architecture supports the mapping of a formal protocol specification onto a powerful implementation architecture. This paper describes the architecture in general and dedicated components in detail. It also shows the design flow for a communication subsystem using the introduced components. Preliminary perfonnance results are presented and compared with measurements of typical software implementations.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Ito, M.; Takeuchi, L.; Neufeld, G.: Evaluation of a Multiprocessing Approach for OSI Protocol Processing, Proceedings of the First International Conference on Computer Communications and Networks, San Diego, CA, USA, June 8–10, 1992
Strayer, W.T.; Dempsey, B.J.; Weaver, AC.: XTP: The Xpress Transfer Protocol, AddisonWesley Publishing Company, 1992
Feldmeier, D.C.: An Overview of the TP++ Transport Protocol, in: Tantawy AN. (ed.): High Performance Communication, Kluwer Academic Publishers, 1994
Sterbenz, J.P.G.; Parulkar, G.M.: AXON Host-Network Interface Architecture for Gigabit Communications, in: Johnson, M. J. (ed.): Protocols for High-Speed Networks, II, North-Holland, 1991, pp. 211–236
Braun, T.: A Parallel Transport Subsystem for Cell-Based High-Speed Networks, Ph.D. Thesis, University of Karlsruhe, Germany, VDI-Verlag, Düsseldorf, 1993
Braun, T.; Zitterbart, M.: Parallel Transport System Design, in: Danthine, A; Spaniol, O. (eds.): High Performance Networking, IV, IFIP, North-Holland, 1993, pp. 397–412
Krishnakumar, AS.; Kneuer, J.G.; Shaw, A.J.: HIPOD: An Architecture for High-Speed Protocol Implementations, in: Danthine, A; Spaniol, O. (eds.): High Performance Networking, IV, IFlP, North-Holland, 1993, pp. 383–396
Balraj, T.; Yemini, Y.: Putting the Transport Layer on VLSI - the PROMPT Protocol Chip, in: Pehrson, B.; Gunningberg, P.; Pink, S. (eds.): Protocols for High-Speed Networks, III, 1992, North-Holland, pp. 19–34
Steenkiste, P. A: A Systematic Approach to Host Interface Design for High-Speed Networks, IEEE Computer, March 1994
Leue, S.; Oechslin, P.: From SDL Specifications to Optimized Parallel Protocol Implementations, IFP 4th International Workshop on Protocols for High-Speed Networks, Vancouver, Canada, August 1994, pp. 309–327
König, H.; Effelsberg W.; Gotzhein, R.: Ableitung parallel ausführbarer Protokollimplementierungen, PIK 16 (1993) 4
Pei, T.-B.; Zukowski, C.: A Compiler for Communication Network Interface Circuits, IEEE Globecom ’92, Orlando, USA, December 1992, pp. 1293–1297
Steigner, C.; Jostema, R.: PAR-SDL: Software design and implementation for transputer systems, Transputer Applications and Systems ’93, IOS Press, 1993
Wenban, A S.; O’Leary, J. W.; Brown, G. M.: Codesign of Communication Protocols, IEEE Computer, 12/93
Texas Instruments: TMS320C80 Multimedia Video Processor (MVP), Technical Brief, Texas Instruments Inc., June 1994
Sabnani, K.; Netravali, A, Roome, W.: Design and Implementation of a High Speed Transport Protocol; IEEE Trans. on Communications, Vol. 38, No. 11, November 1990, pp. 2010–2024
Hogrefe, D.: Estelle, LOTOS und SDL, Springer Verlag, 1989
CCITT: Recommendation Z.100, CCITT Specification and Description Language, SDL, Blue Book, 1989
Varghese, G.; Lauck, T.: Hashed and Hierarchical Timing Wheels: Data Strucutres for the Efficient Implementation of a Timer Facility, ACM, 1987, pp. 25–38
Druschel, P.; Peterson, L. L.; Davie, B. S.: Experiences with a High-Speed Network Adaptor: A Software Perspective, in Proceedings ACM SIGCOMM 94, London, U.K., August 1994
McAuley, D.R.: Operating System Support for the Desk Area Network, LNCS 846, Springer Verlag, November 1993
IEEE: Standard VHDL Language Reference Manual; IEEE Std 1076–1987
Synopsys: User Manuals, Synopsys Inc., Mountain View, CA, 1994
Zitterbart, M.; Stiller, B.; Tantawy, A: A Model for Flexible High-Performance Communication Subsystems, IEEE-JSAC, May 1993, pp. 507–518
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1995 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Schiller, J.H. (1995). CHIMPSY - a Modular Processor-System for High-Performance Communication. In: Huber-Wäschle, F., Schauer, H., Widmayer, P. (eds) GISI 95. Informatik aktuell. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-79958-7_18
Download citation
DOI: https://doi.org/10.1007/978-3-642-79958-7_18
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-60213-2
Online ISBN: 978-3-642-79958-7
eBook Packages: Springer Book Archive