Abstract
HIPARE performs hierarchical circuit and parameter extraction from mask layout data including non-Manhattan geometries. Due to its programming modularity and a powerful set of layout operations HIPARE is very flexible in adapting to different technologies and can compute almost all usual device types and their parameters. Additionally, sophisticated algorithms for detailed parasitics such as resistances, intrinsic and intemodal capacitances of arbitrary conductors have been implemented. Hierarchical analysis is based on user-defined abstract representations of cells allowing overlaps and inner-cell interfaces.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
S.P. McCormick, “EXCL: A Circuit Extractor for IC Designs,” Proc. 21st Design Automation Conference, pp. 616–623, Jun. 1984.
W.S. Scott, J.K. Ousterhout, “Magic’s Circuit Extractor,” Proc. 22nd Design Automation Conference, pp. 286–292, Jun. 1985.
V. Henkel, U.Golze, “RISCE - A Reduced Instruction Set Circuit Extractor for Hierarchical VLSI Layout Verification Based on Interaction Rules,” Proc. Conf. CICC, 1988.
Y. Wong, “Hierarchical Circuit Verification,” Proc. 22nd Design Automation Conf, pp. 695–701, 1985.
T.J. Wagner, “Hierarchical Layout Verification,” Proc. 21st Design Automation Conf, pp. 484–489, 1984.
G.M. Tarolli, W.J. Herman, “Hierachical Circuit Extraction with Detailed Parasitic Capacitance,” Proc. 20th Design Automation Conf, pp. 337–345, 1983.
S.C. Johnson, “Hierarchical Design Validation Based on Rectangles,” Proc. Conf. on Advanced Research in VLSI, pp. 97–100, 1982.
A. Bootehsaz, R.A. Courel, “A Technology Independent Approach to Hierarchical IC Layout Extraction,” Proc. 23rd Design Automation Conf, pp. 425–431, 1986.
L.K. Scheffer, R. Soetarman, “Hierarchical Analysis of IC Artwork with User-Defined Rules,” IEEE Design & Test, pp. 66–74, 1986.
U. Lauther, “An O(N log N) Algorithm fcr Boolean Mask Operations,” Proc. 18th Design Automation Conference, pp. 555–562, Jun. 1981.
J.L. Bentley, T.A. Ottmann, “Algorithms for Reporting and Counting Geometric Intersections,” IEEE Transactions on Computers, VOL. C-28, NO. 9, pp. 643–647, Sept. 1979.
T. Sakurai, K. Tamaru, “Simple Formulas for Two-and Three-Dimensional Capacitances,” IEEE Trans. on Electron Devices, Vol. ED-30, No. 2, pp. 183–185, 1983.
M. Horowitz, R.W. Dutton, “Resistance Extraction from Mask Layout Data”, IEEE Trans. on CAD, Vol. CAD-2, No. 3, pp. 478–481, 1979.
J. Bentley, T. Ottmann, “The Complexity of Manipulating Hierarchically Defined Sets of Rectangles,” Technical Report, Carnegie Mellon University, 1981.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1990 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Röttcher, U., Fritz, J., Krohm, F., Hess, G. (1990). HIPARE: Hierarchical Circuit and Parameter Extraction from Mask Layout Data. In: Reusch, B. (eds) Rechnergestützter Entwurf und Architektur mikroelektronischer Systeme. Informatik—Fachberichte, vol 255. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-84304-4_3
Download citation
DOI: https://doi.org/10.1007/978-3-642-84304-4_3
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-53163-0
Online ISBN: 978-3-642-84304-4
eBook Packages: Springer Book Archive