Skip to main content

Gigabit Ethernet Data Transfer Based on FPGA

  • Conference paper
  • First Online:

Part of the book series: Communications in Computer and Information Science ((CCIS,volume 426))

Abstract

With the development of integrated module, FPGA chip becomes more and more popular. Except for some special application, FPGA devices need an effective mechanism to receive and send data. The general FPGA is suitable for the connection technology of PCI Express. We always use it as a communication scheme between PC and FPGA board. However, the shortcoming is that the PCI Express scheme is expensive. Theoretically, we propose a very effective communication structure, which with core of UDP/IP is a point to point structure. We found that it can establish stable communication connection between PC and FPGA through combining IPV4 with UDP protocol by hardware. Through a simple way to calculate the frame header and to check IPv4 (supposing every computing model based on FPGA), we use less resource to achieve the establishment of a communication connection between PC and FPGA.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

References

  1. Chen, W.: Design of Altera FPGA/CPLD. The People’s Posts and Telecommunications Press (Posts & Telecom Press), Beijing (2005). (EDA Pioneer Studios)

    Google Scholar 

  2. Xilinx: Bus Master DMA Performance Demonstration Reference Design for the Xilinx Endpoint PCI Express Solutions. http://www.xilinx.com/support/documentation/application~notes/xapp1052.pdf (accessed 03 February 2010)

  3. IEEE Draft P802.3z/D3. Media Access Control (MAC) Parameters, Physical Layer, Repeater and Management Parameters for 1000 Mb/s operation, June 1997. http://standards.ieee.org/faqs/order.html

  4. Virtex-6 FPGA Select IO Resources User Guide

    Google Scholar 

  5. Virtex-6 FPGA Embedded Tri-Mode Ethernet MAC User Guide

    Google Scholar 

  6. Kozierok, C.M., Ming, C., Jia, Y.: Guide of TCP/IP: Underlying Core Protocol. The People’s Posts and Telecommunications Press (Posts & Telecom Press), Beijing (2008)

    Google Scholar 

  7. Postel, J.: Internet Protocol, RFC 791 (Standard), Internet Engineering Task Force, September 1981. (Updated by RFC 1349)

    Google Scholar 

Download references

Acknowledgement

This research was supported by the National Natural Science Foundation of China (No. 61072039) and Special Fund for the Development of the Internet of things of the Ministry of Industry and Information Technology: Integrated Information Service Platform for Internet of Things of Hebei Logistics.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Shihong Zhou .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2014 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Zhou, S., Yao, L. (2014). Gigabit Ethernet Data Transfer Based on FPGA. In: Yuan, Y., Wu, X., Lu, Y. (eds) Trustworthy Computing and Services. ISCTCS 2013. Communications in Computer and Information Science, vol 426. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-662-43908-1_37

Download citation

  • DOI: https://doi.org/10.1007/978-3-662-43908-1_37

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-662-43907-4

  • Online ISBN: 978-3-662-43908-1

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics