Skip to main content
SpringerLink
Log in
SpringerLink
Log in

Automated Synthesis of Protocol Converters with BALM-II

  • Conference paper
  • First Online:
Software Engineering and Formal Methods (SEFM 2015)

Part of the book series: Lecture Notes in Computer Science ((LNPSE,volume 9509))

Included in the following conference series:

Abstract

We address the problem of the automatic design of automata to translate between different protocols, and we reduce it to the solution of equations defined over regular languages and finite automata (FA)/finite state machines (FSMs). The largest solution of the defined language equations includes all protocol converters that solve the problem; this is a strong advantage over computational techniques that deliver only one or a few solutions, which might lead to suboptimal implementations (e.g., as sequential circuits). Our model is versatile, because it can handle different topologies and constraints on the solutions. We propose a fully automatic procedure implemented inside a software package BALM-II which solves language equations. For illustration we show examples of setting up and solving language equations for classical protocol mismatch problems, aiming at the design of protocol converters to interface an alternating-bit (AB) sender and a non-sequenced (NS) receiver. Our automatic converter synthesis procedure yields a complete solution for automata and FSMs, and may serve as a core engine to embed into any full-fledged interface synthesis tool.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Sinha, R., Roop, P.S., Salcic, Z., Basu, S.: Correct-by-construction multi-component SoC design. In: Proceedings of the Conference on Design, Automation and Test in Europe, DATE 2012, San Jose, CA, USA. EDA Consortium, pp. 647–652 (2012)

    Google Scholar 

  2. Martin, G., Bailey, B., Piziali, A.: ESL Design and Verification: A Prescription for Electronic System Level Methodology. Morgan Kaufmann, San Mateo (2007)

    Google Scholar 

  3. Passerone, R., Rowson, J.A., Sangiovanni-Vincentelli, A.: Automatic synthesis of interfaces between incompatible protocols. In: Proceedings of the 35th Annual Design Automation Conference, DAC 1998. ACM, New York (1998). http://doi.acm.org/10.1145/277044.277047

  4. Petrenko, A., Yevtushenko, N.: Solving asynchronous equations. In: Budkowski, S., Cavalli, A., Najm, E. (eds.) FORTE XI/PSTV XVIII 1998, pp. 231–247. Kluwer Academic Publishers, Dordrecht (1998)

    Chapter  Google Scholar 

  5. Yevtushenko, N., Villa, T., Brayton, R., Petrenko, A., Sangiovanni-Vincentelli, A.: Solution of parallel language equations for logic synthesis. In: The Proceedings of the International Conference on Computer-Aided Design, pp. 103–110, November 2001

    Google Scholar 

  6. Yevtushenko, N., Villa, T., Brayton, R., Petrenko, A., Sangiovanni-Vincentelli, A.: Solution of synchronous language equations for logic synthesis. In: The Biannual 4th Russian Conference with Foreign Participation on Computer-Aided Technologies in Applied Mathematics, September 2002

    Google Scholar 

  7. Yevtushenko, N., Villa, T., Brayton, R., Petrenko, A., Sangiovanni-Vincentelli, A.: Sequential synthesis by language equation solving, Tech. Report No. UCB/ERL M03/9, Berkeley, CA, April 2003

    Google Scholar 

  8. Yevtushenko, N., Villa, T., Zharikova, S.: Solving language equations over synchronous and parallel composition operators. In: Kunc, M., Okhotin, A. (eds.) Proceedings of the 1st International Workshop on Theory and Applications of Language Equations, TALE 2007, Turku, Finland, 2 July 2007, pp. 14–32. Turku Centre for Computer Science (2007)

    Google Scholar 

  9. Villa, T., Yevtushenko, N., Brayton, R., Mishchenko, A., Petrenko, A., Sangiovanni-Vincentelli, A.: The Unknown Component Problem: Theory and Applications. Springer, New York (2012)

    Book  Google Scholar 

  10. Castagnetti, G., Piccolo, M., Villa, T., Yevtushenko, N., Mishchenko, A., Brayton, R.K. : Solving parallel equations with BALM-II, EECS Department, University of California, Berkeley, Tech. Report UCB/EECS-2012-181, July 2012. http://www.eecs.berkeley.edu/Pubs/TechRpts/2012/EECS-2012-181.html

  11. Castagnetti, G., Piccolo, M., Villa, T.: BALM-II. http://esd.scienze.univr.it/index.php/it/balm-ii.html

  12. B. R. Group.: BALM, website and User’s Manual. http://embedded.eecs.berkeley.edu/Respep/Research/mvsis/balm.html

  13. Androutsopoulos, V., Brookes, D., Clarke, T.: Protocol converter synthesis. Comput. Digital Tech. IEE Proc. 151(6), 391–401 (2004)

    Article  Google Scholar 

  14. Jiang, Y., Jin, Y.: Protocol converter sysnthesis: an application of control synthesis, EE219C Class Project Report, December 1999

    Google Scholar 

  15. Passerone, R., Rowson, J.A., Sangiovanni-Vincentelli, A.L.: Automatic synthesis of interfaces between incompatible protocols. In: DAC, pp. 8–13 (1998)

    Google Scholar 

  16. Passerone, R., de Alfaro, L., Henzinger, T.A., Sangiovanni-Vincentelli, A.L.: Convertibility verification and converter synthesis: two faces of the same coin. In: ICCAD, pp. 132–139 (2002)

    Google Scholar 

  17. Passerone, R.: Semantic foundations for heterogeneous systems, Ph.D. dissertation, EECS Department, University of California, Berkeley, Tech. Report No. UCB/ERL M98/30 (2004). http://www.eecs.berkeley.edu/Pubs/TechRpts/1998/3445.html

  18. Passerone, R.: Interface specification and converter synthesis. In: Zurawski, R. (ed.) Embedded Systems Handbook. CRC Press, Taylor and Francis Group, Boca Raton (2005)

    Google Scholar 

  19. Watanabe, S., Seto, K., Ishikawa, Y., Komatsu, S., Fujita, M.: Protocol transducer synthesis using divide and conquer approach. In: Design Automation Conference, 2007, ASP-DAC 2007, Asia, South Pacific, pp. 280–285, January 2007

    Google Scholar 

  20. Bhaduri, P., Ramesh, S.: Interface synthesis and protocol conversion. Formal Aspects Comput. 20, 205–224 (2008)

    Article  MATH  Google Scholar 

  21. Avnit, K., Sowmya, A.: A formal approach to design space exploration of protocol converters. In: The Proceedings of the Design, Automation and Test in Europe Conference, pp. 129–134, April 2009

    Google Scholar 

  22. Kumar, R., Nelvagal, S., Marcus, S.: A discrete event systems approach for protocol conversion. Discrete Event Dyn. Syst. Theory Appl. 7(3), 295–315 (1997)

    Article  MATH  Google Scholar 

  23. Sinha, R., Girault, A., Goessler, G., Roop, P.S.: A formal approach to incremental converter synthesis for system-on-chip design. ACM Trans. Des. Autom. Electron. Syst. 20(1), 13:1–13:30 (2014). http://doi.acm.org/10.1145/2663344

    Google Scholar 

  24. Buffalov, S., El-Fakih, K., Yevtushenko, N., Bochmann, G.: Progressive solutions to a parallel automata equation. In: König, H., Heiner, M., Wolisz, A. (eds.) FORTE 2003. LNCS, vol. 2767. Springer, Heidelberg (2003)

    Chapter  Google Scholar 

  25. El-Fakih, K., Buffalov, S., Yevtushenko, N., Bochmann, G.: Progressive solutions to a parallel automata equation. Theoret. Comput. Sci. 362, 17–32 (2006)

    Article  MATH  MathSciNet  Google Scholar 

  26. DiBenedetto, M.D., Sangiovanni-Vincentelli, A., Villa, T.: Model matching for finite state machines. IEEE Trans. Autom. Control 46(11), 1726–1743 (2001)

    Article  MathSciNet  Google Scholar 

  27. Cao, J., Nymeyer, A.: Formal model of a protocol converter. In: Downey, R., Manyem, P. (eds.) Fifteenth Computing: The Australasian Theory Symposium (CATS 2009), CRPIT, vol. 94. ACS, Wellington, pp. 107–117 (2009)

    Google Scholar 

  28. Sinha, R., Roop, P., Basu, S.: A model checking approach to protocol conversion. In: Workshop on Model-driven High-level Programming of Embedded Systems (2007)

    Google Scholar 

  29. Sinha, R., Roop, P.S., Basu, S.: SoC design approach using convertibility verification. EURASIP J. Emb. Sys. 2008 (2008)

    Google Scholar 

  30. Sinha, R., Roop, P.S., Basu, S., Salcic, Z.: Multi-clock SoC design using protocol conversion. In: Proceedings of the Conference on Design, Automation and Test in Europe, DATE 2009. European Design and Automation Association, pp. 123–128 (2009)

    Google Scholar 

  31. Sinha, R.: Automated techniques for formal verification of SoCs, Ph.D. dissertation, University of Auckland, New Zealand (2009)

    Google Scholar 

  32. Autili, M., Inverardi, P., Mignosi, F., Spalazzese, R., Tivoli, M.: Automated synthesis of application-layer connectors from automata-based specifications. In: Dediu, A.-H., Formenti, E., Martín-Vide, C., Truthe, B. (eds.) LATA 2015. LNCS, vol. 8977, pp. 3–24. Springer, Heidelberg (2015)

    Google Scholar 

  33. Ciancia, V., Martin, J., Martinelli, F., Matteucci, I., Petrocchi, M., Pimentel, E.: Automated synthesis and ranking of secure BPMN orchestrators. Int. J. Secur. Softw. Eng. 5(2), 44–64 (2014). http://dx.doi.org/10.4018/ijsse.2014040103

    Article  Google Scholar 

  34. Hopcroft, J., Motwani, R., Ullman, J.: Introduction to Automata Theory, Languages, and Computation. Addison-Wesley Publishing Company, Reading (2001)

    MATH  Google Scholar 

  35. Lynch, N., Tuttle, M.: An introduction to input/output automata. CWI-Q. 2(3), 219–246 (1989)

    MATH  MathSciNet  Google Scholar 

  36. M. R. Group: MVSIS, software package. http://embedded.eecs.berkeley.edu/Respep/Research/mvsis/software.html

  37. Hallal, H., Negulescu, R., Petrenko, A.: Design of divergence-free protocol converters using supervisory control techniques. In: 7th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2000, vol. 2, pp. 705–708, December 2000

    Google Scholar 

  38. Avnit, K., D’Silva, V., Sowmya, A., Ramesh, S., Parameswaran, S.: A formal approach to the protocol converter problem. In: DATE, pp. 294–299 (2008)

    Google Scholar 

  39. D’Silva, V., Ramesh, S., Sowmya, A.: Bridge over troubled wrappers: Automated interface synthesis. In: Proceedings of the 17th International Conference on VLSI Design, VLSID 2004. IEEE Computer Society, Washington, D.C., p. 189 (2004). http://dl.acm.org/citation.cfm?id=962758.963411

  40. Tivoli, M., Fradet, P., Girault, A., Gößler, G.: Adaptor synthesis for real-time components. In: Grumberg, O., Huth, M. (eds.) TACAS 2007. LNCS, vol. 4424, pp. 185–200. Springer, Heidelberg (2007)

    Chapter  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Dipartimento d’Informatica, Università di Verona, Verona, Italy

    Giovanni Castagnetti, Matteo Piccolo & Tiziano Villa

  2. Computer Science Laboratory, Tomsk State University, Tomsk, Russia

    Nina Yevtushenko

  3. Department of EECS, University of California, Berkeley, CA, USA

    Robert Brayton & Alan Mishchenko

Authors
  1. Giovanni Castagnetti
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Matteo Piccolo
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Tiziano Villa
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Nina Yevtushenko
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Robert Brayton
    View author publications

    You can also search for this author in PubMed Google Scholar

  6. Alan Mishchenko
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Tiziano Villa .

Editor information

Editors and Affiliations

  1. Interdisciplinary Centre for ICT Se, University of Luxembourg (UL)., Luxembourg

    Domenico Bianculli

  2. University of York, York, United Kingdom

    Radu Calinescu

  3. LS Software Engineering, RWTH Aachen Universität, Aachen, Nordrhein-Westfalen, Germany

    Bernhard Rumpe

Rights and permissions

Reprints and permissions

Copyright information

© 2015 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Castagnetti, G., Piccolo, M., Villa, T., Yevtushenko, N., Brayton, R., Mishchenko, A. (2015). Automated Synthesis of Protocol Converters with BALM-II. In: Bianculli, D., Calinescu, R., Rumpe, B. (eds) Software Engineering and Formal Methods. SEFM 2015. Lecture Notes in Computer Science(), vol 9509. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-662-49224-6_23

Download citation

  • DOI: https://doi.org/10.1007/978-3-662-49224-6_23

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-662-49223-9

  • Online ISBN: 978-3-662-49224-6

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics

Search

Navigation