

# Network-on-Chip Architectures

# **Lecture Notes in Electrical Engineering**

---

Volume 45

For other titles published in the series, go to  
[www.springer.com/series/7818](http://www.springer.com/series/7818)

Chrysostomos Nicopoulos  
Vijaykrishnan Narayanan • Chita R. Das

# Network-on-Chip Architectures

A Holistic Design Exploration



Springer

Chrysostomos Nicopoulos  
Department Electrical and Computer  
Engineering  
University of Cyprus  
Cyprus  
nicopoulos@ucy.ac.cy

Vijaykrishnan Narayanan  
Department Computer Science  
and Engineering  
Pennsylvania State University  
University Park PA  
USA

Chita R. Das  
Department of Computer Science  
and Engineering  
Pennsylvania State University  
University Park PA  
USA

ISBN 978-90-481-3030-6                    e-ISBN 978-90-481-3031-3  
DOI 10.1007/978-90-481-3031-3  
Springer Dordrecht Heidelberg London New York

Library of Congress Control Number: 2009929392

© Springer Science+Business Media B.V. 2009

No part of this work may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopying, microfilming, recording or otherwise, without written permission from the Publisher, with the exception of any material supplied specifically for the purpose of being entered and executed on a computer system, for exclusive use by the purchaser of the work.

Printed on acid-free paper

Springer is part of Springer Science+Business Media ([www.springer.com](http://www.springer.com))

# Abstract

The continuing reduction of feature sizes into the nanoscale regime has led to dramatic increases in transistor densities. Computer architects are actively pursuing multi-core designs with billions of transistors on a single die. Integration at these levels has highlighted the criticality of the on-chip interconnects; global interconnect delays are dominating gate delays and affecting overall system performance. Packet-based Network-on-Chip (NoC) architectures are viewed as a possible solution to burgeoning global wiring delays in many-core chips, and have recently crystallized into a significant research domain. NoCs are steadily becoming the de facto interconnect solution in complex Systems-on-Chip (SoC), because of their scalability and optimized electrical properties. However, current research also indicates that the chip area and power budgets are increasingly being dominated by the interconnection network. To combat this escalating trend, attention should be paid to the optimization of the interconnect architecture.

Unlike traditional multi-computer macro-networks, on-chip networks instill a new flavor to communication research due to their inherently resource-constrained nature. Scarcity in the area and power budgets devoted to the interconnection fabric necessitates a re-interpretation of the networking paradigm. Furthermore, despite the lightweight character demanded of the NoC components, modern designs require ultra-low communication latencies in order to cope with inflating data bandwidths. These conflicting requirements transform the NoC design process into a grand challenge for the system designer. The work presented in this volume aims to address these issues through a comprehensive and holistic exploration of the design space. To truly appreciate the nuances underlying the NoC realm, the design aspects of the on-chip network are viewed through a penta-faceted prism encompassing five major issues: (1) *performance*, (2) *silicon area consumption*, (3) *power/energy efficiency*, (4) *reliability*, and (5) *variability*. These five aspects serve as the fundamental design drivers and critical evaluation metrics in the quest for efficient NoC implementations.

The research described in this volume explores the field by employing a two-pronged approach: (a) *MICRO-architectural innovations* within the major NoC components, and (b) *MACRO-architectural choices* aiming to seamlessly merge the interconnection backbone with the remaining system modules. These two research threads, along with the aforementioned five key metrics mount a holistic and in-depth attack on most issues surrounding the design and integration of NoCs

in modern multi-core architectures. Based on this premise of two complementary core themes, the volume is divided into two corresponding parts; the first part delves into the world of MICRO-architectural exploration of the NoC paradigm, while the second part shifts the focus to a MACRO-architectural abstraction level. Ultimately, both parts work in unison in attacking several pressing issues concerning on-chip interconnects in the new multi/many-core reality.

# Acknowledgments

My immense appreciation and wholehearted gratitude goes to my thesis advisor, Professor Vijaykrishnan Narayanan. I am deeply indebted to him for his constant encouragement, unending support, insightful guidance, and wisdom in all aspects of life. Being a mentor and role model, he exposed me to countless unique opportunities in the field of my studies, and gave me the unique opportunity to interact extensively with world-class researchers in the area of computer engineering. His inexhaustible enthusiasm and inspirational motivation have helped me grow both as a student and as a person. With him at the helm, I have enjoyed the most exhilarating, enjoyable, and rewarding ride of my life; and for that, I will always be eternally grateful. Most importantly, beyond the thrills of a myriad research endeavors, he cared – above all – about my happiness and success in life.

I would also like to thank Professor Ken Jenkins for serving as my thesis co-advisor and for his insightful comments and suggestions.

I am sincerely grateful to Professor Chita R. Das for his invaluable contributions to my work over the last few years. His vast wealth of expertise, broad vision, and perceptive wisdom have led to a hugely successful and fruitful collaboration. It is this collaboration that forms the foundation of this volume.

I am equally indebted to Professor Mary Jane Irwin for her steadfast support and precious advice throughout my presence in the Microsystems Design Lab. I am especially grateful to her for exposing me to a multitude of opportunities and giving me the chance to gain enormous experience and blossom as a researcher.

I am extremely grateful to Professors Yuan Xie and Mahmut Kandemir for their sincere friendship, enlightening discussions, priceless insights, and intellectual contributions during my studies. Furthermore, I would like to thank Professor Ram Narayanan for graciously serving on my Ph.D. thesis committee and for his perceptive and encouraging comments. I also wish to thank Professor Paul S. Weiss for instilling a scientific flavor in the committee and – as the external member – bringing a different, yet invaluable perspective to the table.

Eternal gratitude and my sincerest appreciation go to my colleagues and dear friends Jongman Kim and Dongkook Park for a very productive, supportive, successful, and enjoyable collaboration. I would also like to thank Thomas D. Richardson and Feihui Li for being great friends and collaborators; their material and intellectual contributions to my work are priceless. Many thanks go to Jungsub Kim, Suresh Srinivasan, Aditya Yanamandra, Reetuparna Das, Feng Wang, and Theocharis

Theocharides for their enormous help and support. I am also profoundly grateful to all past and present members of the Microsystems Design Lab for the amazing and unforgettable memories of the last few years.

Many thanks also go to all my friends and relatives for their unremitting and resolute confidence in me and their constant encouragement and support.

Finally, I owe my deepest gratitude and boundless appreciation to my parents, Andreas and Elpiniki, for their endless love, unwavering support, constant encouragement, and unfaltering and sincere belief in me. Without them, this volume would not have happened...

# Contents

|   |   |           |
|---|---|-----------|
| <b>1</b>                                      | <b>Introduction.....</b>  | <b>1</b>  |
| 1.1   | The Diminishing Returns of Instruction-Level Parallelism .....  | 1         |
| 1.2   | The Dawn of the Communication-Centric Revolution .....  | 2         |
| 1.3   | The Global Wiring Challenge .....   | 2         |
| 1.4   | The Network-on-Chip (NoC) Solution .....  | 4         |
| 1.5   | Overview of Research.....   | 6         |
| 1.5.1   | Legend for Figs. 1.4 and 1.5 .....  | 7         |
| <b>2</b>                                      | <b>A Baseline NoC Architecture .....</b>  | <b>13</b> |
| <b>Part I MICRO-Architectural Exploration</b> |   |           |
| <b>3</b>                                      | <b>ViChaR: A Dynamic Virtual Channel Regulator<br/>for NoC Routers [39].....</b>  | <b>19</b> |
| 3.1   | Importance of Buffer Size and Organization .....  | 19        |
| 3.2   | Related Work in Buffer Design.....  | 22        |
| 3.3   | The Proposed Dynamic Virtual Channel Regulator (ViChaR) .....   | 24        |
| 3.3.1   | Variable Number of Virtual Channels .....   | 27        |
| 3.3.2   | ViChaR Component Analysis .....   | 30        |
| 3.4   | Simulation Results .....  | 35        |
| 3.4.1   | Simulation Platform .....   | 35        |
| 3.4.2   | Analysis of Results.....  | 35        |
| 3.5   | Chapter Summary .....   | 39        |
| <b>4</b>                                      | <b>RoCo: The Row–Column Decoupled Router –<br/>A Gracefully Degrading and Energy-Efficient<br/>Modular Router Architecture for On-Chip Networks [40].....</b> | <b>41</b> |
| 4.1   | Introduction and Motivation .....   | 41        |
| 4.2   | Related Work in Partitioned Router Architectures .....  | 43        |
| 4.3   | The Proposed Row–Column (RoCo) Decoupled Router.....  | 44        |
| 4.3.1   | Row-Column Switch.....  | 44        |
| 4.3.2   | Blocking Delay.....   | 48        |

|          |   |           |
|----------|---|-----------|
| 4.3.3    | Concurrency Control for High-Contention Environments .....                            | 50        |
| 4.3.4    | Flexible and Reusable On-Chip Communication .....                                     | 51        |
| 4.4      | Fault-Tolerance Through Hardware Recycling.....                                       | 51        |
| 4.5      | Performance Evaluation .....  | 56        |
| 4.5.1    | Simulation Platform .....   | 56        |
| 4.5.2    | Energy Model.....   | 57        |
| 4.5.3    | A Performance, Energy, and Fault-Tolerance (PEF) Metric.....                          | 57        |
| 4.5.4    | Performance Results.....  | 58        |
| 4.6      | Chapter Summary .....   | 62        |
| <b>5</b> | <b>Exploring FaultTolerant Network-on-Chip Architectures [37].....</b>                | <b>65</b> |
| 5.1      | Introduction and Motivation .....   | 65        |
| 5.2      | Simulation Platform Preliminaries.....  | 67        |
| 5.3      | Handling Link Soft Faults.....  | 68        |
| 5.3.1    | Flit-Based HBH Retransmission Scheme .....  | 69        |
| 5.3.2    | Deadlock Recovery .....   | 72        |
| 5.4      | Handling Soft Errors in Intra-Router Logic.....                                       | 77        |
| 5.4.1    | Virtual Channel Arbiter Errors.....   | 78        |
| 5.4.2    | Routing Computation Unit Errors.....  | 80        |
| 5.4.3    | Switch Allocator Errors.....  | 81        |
| 5.4.4    | Crossbar Errors.....  | 83        |
| 5.4.5    | Retransmission Buffer Errors.....   | 83        |
| 5.4.6    | Handshaking Signal Errors .....   | 83        |
| 5.5      | Handling Hard Faults .....  | 83        |
| 5.5.1    | Proximity-Aware (PA) Fault-Tolerant Routing Algorithm .....                           | 84        |
| 5.5.2    | Extension of PA Routing for Hot-Spot Avoidance .....                                  | 86        |
| 5.5.3    | Service-Oriented Networking (SON).....  | 88        |
| 5.5.4    | SON – Direction Lookup Table (DLT) and Service Information Provider (SIP).....        | 89        |
| 5.6      | Chapter Summary .....   | 91        |
| <b>6</b> | <b>On the Effects of Process Variation in Network-on-Chip Architectures [45].....</b> | <b>93</b> |
| 6.1      | Introduction and Motivation .....   | 93        |
| 6.2      | Related Work in Process Variation (PV).....   | 94        |
| 6.3      | The Impact of PV on NoC Architectures.....  | 95        |
| 6.3.1    | Evaluation Platform.....  | 95        |
| 6.3.2    | PV Effects on Router Components .....   | 98        |
| 6.4      | The Proposed SturdiSwitch Architecture.....   | 105       |

|  |   |     |
|--|---|-----|
| 6.4.1  | IntelliBuffer: A Leakage-Aware Elastic Buffer Structure.....  | 106 |
| 6.4.2  | VA Compaction Mechanism .....   | 108 |
| 6.4.3  | SA Folding Mechanism.....   | 111 |
| 6.5  | Chapter Summary .....   | 115 |
| <b>Part II Macro-Architectural Exploration</b> |   |     |
| 7  | <b>The Quest for Scalable On-Chip Interconnection Networks: Bus/NoC Hybridization [15]</b> .....      | 119 |
| 7.1  | Introduction and Motivation .....   | 119 |
| 7.2  | Exploration of Existing On-Chip Bus Architectures .....   | 121 |
| 7.2.1  | Traditional Bus Architectures .....   | 121 |
| 7.2.2  | TDMA Buses and Hybrid Interconnects.....  | 123 |
| 7.2.3  | Constraints of Traditional Buses .....  | 124 |
| 7.2.4  | CDMA Interconnects .....  | 125 |
| 7.3  | The Dynamic Time-Division Multiple-Access (dTDMA) Bus .....   | 127 |
| 7.3.1  | Operation of the Dynamic Timeslot Allocation .....  | 128 |
| 7.3.2  | Implementation of the dTDMA Bus .....   | 129 |
| 7.3.3  | Comparison with a Traditional Bus Architecture .....  | 130 |
| 7.3.4  | dTDMA Bus Performance .....   | 132 |
| 7.4  | Comparison with Networks-on-Chip.....   | 138 |
| 7.4.1  | Experimental Setup .....  | 138 |
| 7.4.2  | Results .....   | 139 |
| 7.5  | Interconnect Hybridization .....  | 141 |
| 7.5.1  | Affinity Grouping.....  | 142 |
| 7.5.2  | Simulation Methodology.....   | 143 |
| 7.5.3  | Hybridization Results.....  | 144 |
| 7.6  | Chapter Summary .....   | 146 |
| 8  | <b>Design and Management of 3D Chip Multiprocessors Using Network-In-Memory (NetInMem) [43]</b> ..... | 147 |
| 8.1  | Introduction and Motivation .....   | 149 |
| 8.2  | Background .....  | 149 |
| 8.2.1  | NUCA Architectures.....   | 150 |
| 8.2.2  | Network-In-Memory (NetInMem).....   | 150 |
| 8.2.3  | Three-Dimensional (3D) Design and Architectures .....   | 151 |
| 8.3  | A 3D NetInMem Architecture.....   | 153 |
| 8.3.1  | The dTDMA Bus as a Communication Pillar.....  | 155 |
| 8.3.2  | CPU Placement.....  | 157 |
| 8.4  | 3D L2 Cache Management.....   | 162 |
| 8.4.1  | Processors and L2 Cache Organization .....  | 162 |
| 8.4.2  | Cache Management Policies.....  | 163 |
| 8.5  | Experimental Evaluation .....   | 164 |

|                         |   |            |
|-------------------------|---|------------|
| 8.5.1                   | Methodology .....   | 164        |
| 8.5.2                   | Results .....   | 166        |
| 8.6                     | Chapter Summary .....   | 169        |
| <b>9</b>                | <b>A Novel Dimensionally-Decomposed Router<br/>for On-Chip Communication in 3D Architectures [44] .....</b>       | <b>171</b> |
| 9.1                     | Introduction and Motivation .....   | 173        |
| 9.2                     | Three-Dimensional Network-on-Chip Architectures .....   | 176        |
| 9.2.1                   | A 3D Symmetric NoC Architecture .....   | 176        |
| 9.2.2                   | The 3D NoC-Bus Hybrid Architecture .....  | 177        |
| 9.2.3                   | A True 3D NoC Router .....  | 179        |
| 9.2.4                   | A Partially-Connected 3D NoC Router Architecture .....  | 182        |
| 9.3                     | The Proposed 3D Dimensionally-Decomposed<br>(DimDe) NoC Router Architecture .....                                 | 182        |
| 9.4                     | Performance Evaluation .....  | 190        |
| 9.4.1                   | Simulation Platform .....   | 190        |
| 9.4.2                   | Energy Model .....  | 191        |
| 9.4.3                   | Performance Results .....   | 191        |
| 9.5                     | Chapter Summary .....   | 196        |
| <b>10</b>               | <b>Digest of Additional NoC MACRO-Architectural Research .....</b>  | <b>199</b> |
| 10.1                    | A Distributed Multi-Point Network Interface<br>for Low-Latency, Deadlock-Free On-Chip<br>Interconnects [42] ..... | 199        |
| 10.2                    | Design of a Dynamic Priority-Based Fast Path<br>Architecture for On-Chip Interconnects [46] .....                 | 201        |
| 10.3                    | Exploring the Effects of Data Compression in NoC<br>Architectures [47] .....                                      | 203        |
| <b>11</b>               | <b>Conclusions and Future Work .....</b>  | <b>207</b> |
| <b>References .....</b> |   | <b>211</b> |

# List of Figures

|                  |  |    |
|------------------|--|----|
| <b>Fig. 1.1</b>  | Metal Layers in Modern ASIC Devices.....   | 3  |
| <b>Fig. 1.2</b>  | Relative Wire Delays in ASIC Implementations .....   | 4  |
| <b>Fig. 1.3</b>  | High-Level Overview of the Proposed Research Exploration.....                              | 6  |
| <b>Fig. 1.4</b>  | Overview of MICRO-Architectural Research.....  | 8  |
| <b>Fig. 1.5</b>  | Overview of MACRO-Architectural Research .....   | 9  |
| <b>Fig. 1.6</b>  | Overlap Between MICRO- and MACRO-Architectural NoC Research.....                           | 11 |
| <b>Fig. 1.7</b>  | Thematic Structure of Thesis .....   | 12 |
| <b>Fig. 2.1</b>  | Generic NoC Architecture (3x3 Mesh).....   | 14 |
| <b>Fig. 2.2</b>  | Conventional NoC Router.....   | 14 |
| <b>Fig. 2.3</b>  | Router Arbitration/Allocation Logic.....   | 15 |
| <b>Fig. 2.4</b>  | Various NoC Router Pipeline Implementations.....   | 16 |
| <b>Fig. 3.1</b>  | Limitations of a Statically Assigned Buffer Organization.....                              | 21 |
| <b>Fig. 3.2</b>  | Generic NoC Router Architecture and Buffer Structure.....                                  | 24 |
| <b>Fig. 3.3</b>  | Limitations of Existing FIFO Buffers.....  | 25 |
| <b>Fig. 3.4</b>  | Proposed ViChaR Architecture .....   | 26 |
| <b>Fig. 3.5</b>  | Possible VC Configurations in ViChaR .....   | 26 |
| <b>Fig. 3.6</b>  | ViChaR Block Diagram (Only One of P Ports Shown Here) .....                                | 26 |
| <b>Fig. 3.7</b>  | Virtual Channel Arbitration (VA) .....   | 28 |
| <b>Fig. 3.8</b>  | Switch Allocation (SA).....  | 29 |
| <b>Fig. 3.9</b>  | ViChaR UBS Architecture (One Input Port Shown) .....                                       | 31 |
| <b>Fig. 3.10</b> | ViChaR Table-Based UCL Architecture (Logic For One of P Ports Shown) .....                 | 32 |
| <b>Fig. 3.11</b> | Generic & ViChaR NoC Router Pipelines.....   | 34 |
| <b>Fig. 3.12</b> | Average Latency, % Buffer Occupancy, and Average Power Consumption Simulation Results..... | 37 |
| <b>Fig. 3.13</b> | Simulation Results Demonstrating ViChaR's Efficient Virtual Channel Management Scheme..... | 38 |
| <b>Fig. 4.1</b>  | On-Chip Router Architectures .....   | 45 |
| <b>Fig. 4.2</b>  | Virtual Channel Arbitration (VA) Comparison.....   | 46 |
| <b>Fig. 4.3</b>  | Contention Probabilities.....  | 49 |
| <b>Fig. 4.4</b>  | The Proposed Mirror Allocator.....   | 51 |
| <b>Fig. 4.5</b>  | Double Routing Mechanism in the Event of RC Unit Failure .....                             | 53 |

|                  |  |     |
|------------------|--|-----|
| <b>Fig. 4.6</b>  | Virtual Queuing Mechanism .....  | 54  |
| <b>Fig. 4.7</b>  | Switch Allocator Fault-Tolerance through Resource Sharing .....  | 55  |
| <b>Fig. 4.8</b>  | Uniform Random Traffic .....   | 59  |
| <b>Fig. 4.9</b>  | Self-Similar Traffic .....   | 60  |
| <b>Fig. 4.10</b> | Transpose Traffic .....  | 61  |
| <b>Fig. 4.11</b> | Packet Completion Probabilities under Various Faults<br>within Router-Centric and Critical Pathway Components.....         | 62  |
| <b>Fig. 4.12</b> | Packet Completion Probabilities under Various Faults<br>within Message-Centric and Non-Critical<br>Pathway Components..... | 63  |
| <b>Fig. 4.13</b> | Energy per Packet .....  | 63  |
| <b>Fig. 4.14</b> | Performance-Energy-Fault (PEF) Product.....  | 64  |
| <b>Fig. 5.1</b>  | Proposed Transmission/Retransmission Buffer Architecture .....   | 69  |
| <b>Fig. 5.2</b>  | Hop-By-Hop (HBH) Retransmission Mechanism.....   | 70  |
| <b>Fig. 5.3</b>  | Latency of Various Error-Handling Techniques .....   | 71  |
| <b>Fig. 5.4</b>  | Latency Overhead of the HBH Retransmission.....  | 71  |
| <b>Fig. 5.5</b>  | Energy Overhead of the HBH Retransmission .....  | 71  |
| <b>Fig. 5.6</b>  | Transmission Buffer Utilization.....   | 73  |
| <b>Fig. 5.7</b>  | Retransmission Buffer Utilization .....  | 73  |
| <b>Fig. 5.8</b>  | Deadlock Recovery Example.....   | 74  |
| <b>Fig. 5.9</b>  | Worst-Case Deadlock Recovery Example .....   | 74  |
| <b>Fig. 5.10</b> | The Proposed Allocation Comparator (AC) Unit .....   | 79  |
| <b>Fig. 5.11</b> | Impact of Soft-Error Correcting Schemes .....  | 82  |
| <b>Fig. 5.12</b> | Health Status from Each Direction .....  | 84  |
| <b>Fig. 5.13</b> | Path Pre-Sorting Based on Destination Location.....  | 85  |
| <b>Fig. 5.14</b> | Proximity-Aware (PA) Routing Examples .....  | 86  |
| <b>Fig. 5.15</b> | Average Load Distribution.....   | 88  |
| <b>Fig. 5.16</b> | Service-Oriented Networking (SON) Router Architecture.....   | 90  |
| <b>Fig. 5.17</b> | Simulation Results for SON Routing.....  | 91  |
| <b>Fig. 6.1</b>  | Methodology Used to Model Process Variation Effects<br>in the NoC Router Architecture .....                                | 96  |
| <b>Fig. 6.2</b>  | Critical Path Delays of all Router Stages.....   | 97  |
| <b>Fig. 6.3</b>  | Variations in Leakage Power Consumption of a Single<br>Buffer Slot (128 bits) .....  | 99  |
| <b>Fig. 6.4</b>  | Monte Carlo Timing Analysis for a Single 20:1 Round-Robin<br>Arbiter .....   | 101 |
| <b>Fig. 6.5</b>  | Double-Grant Arbiter Output Resulting from<br>Non-Synchronized Inputs .....  | 102 |
| <b>Fig. 6.6</b>  | Impact of Double-Grants on Network Reliability .....   | 104 |
| <b>Fig. 6.7</b>  | Impact of No-Grants (i.e. Clock Skips) on Network<br>Performance .....   | 104 |
| <b>Fig. 6.8</b>  | A Four-Slot FIFO Buffer and its Control Logic (Pointers).....  | 105 |
| <b>Fig. 6.9</b>  | The Proposed IntelliBuffer Architecture (one FIFO<br>Buffer Shown).....  | 107 |
| <b>Fig. 6.10</b> | IntelliBuffer Leakage Power Savings .....  | 108 |

|                  |  |     |
|------------------|--|-----|
| <b>Fig. 6.11</b> | The VA Compaction Architecture.....  | 109 |
| <b>Fig. 6.12</b> | The Staggered Arbitration Mechanism Employed by<br>the VA Compaction Architecture .....  | 110 |
| <b>Fig. 6.13</b> | Effect of No-Grants on Generic and VA Compaction Modules ....  | 111 |
| <b>Fig. 6.14</b> | The SA Folding Concept .....   | 112 |
| <b>Fig. 6.15</b> | Detailed View of the SA Folding Architecture .....   | 113 |
| <b>Fig. 6.16</b> | Effect of No-Grants on Generic and SA Folding Modules.....   | 114 |
| <b>Fig. 7.1</b>  | Bus Segmentation .....   | 122 |
| <b>Fig. 7.2</b>  | Unfairness Caused by Timeslice Reassignment .....  | 123 |
| <b>Fig. 7.3</b>  | Normalized CDMA Throughput Using Walsh<br>Orthogonal Codes .....   | 126 |
| <b>Fig. 7.4</b>  | Example of Dynamic Timeslot Allocation .....   | 128 |
| <b>Fig. 7.5</b>  | Architecture of the dTDMA Receiver and Transmitter .....   | 129 |
| <b>Fig. 7.6</b>  | A Simple 2-PE Transfer on dTDMA and AMBA .....   | 131 |
| <b>Fig. 7.7</b>  | dTDMA Bus Throughput (Uniform Injection) .....   | 133 |
| <b>Fig. 7.8</b>  | Unicast Latencies for Several Bus Sizes.....   | 134 |
| <b>Fig. 7.9</b>  | Latency Using Three Different Arbitration Policies.....  | 136 |
| <b>Fig. 7.10</b> | Power Consumption of the dTDMA Bus.....  | 137 |
| <b>Fig. 7.11</b> | dTDMA Bus vs. NoC Latencies for Uniform (a-d)<br>and Multimedia (e-h) Traffic Injection. A Comparison<br>of Average Power Consumption is Shown in (i)..... | 140 |
| <b>Fig. 7.12</b> | Hybridization of the AG Mesh Using the dTDMA Bus .....   | 143 |
| <b>Fig. 7.13</b> | Hybrid dTDMA Bus/NoC vs. Pure NoC (AG Mesh)<br>Latencies for Uniform (a-c) and Multimedia (d-f)<br>Traffic Injection.....                                  | 145 |
| <b>Fig. 7.14</b> | Hybrid dTDMA Bus/NoC vs. Pure NoC (AG Mesh)<br>Average Power Consumption (Uniform Traffic Injection) .....   | 145 |
| <b>Fig. 8.1</b>  | The Progression from 2D Hybridization in Chapter 7 to<br>3D Hybridization in Chapter 8.....  | 148 |
| <b>Fig. 8.2</b>  | Wiring Scales in Length as the Square Root of the<br>Number of Layers in Three Dimensions.....   | 151 |
| <b>Fig. 8.3</b>  | Face-to-Face and Face-to-Back Wafer-Bonding in<br>3D Technology .....  | 152 |
| <b>Fig. 8.4</b>  | The Proposed 3D Network-In-Memory (NetInMem)<br>Architecture.....  | 154 |
| <b>Fig. 8.5</b>  | Transceiver Module of a dTDMA Bus .....  | 155 |
| <b>Fig. 8.6</b>  | Side View of the 3D Chip with the dTDMA Bus (Pillar).....  | 156 |
| <b>Fig. 8.7</b>  | A High-Level Overview of the Modified Router of the<br>Pillar Nodes.....   | 158 |
| <b>Fig. 8.8</b>  | A CPU has More Cache Banks in its Vicinity in the<br>3D Architecture.....  | 158 |
| <b>Fig. 8.9</b>  | Hotspots can be Avoided by Offsetting CPUs in All<br>Three Dimensions .....  | 159 |
| <b>Fig. 8.10</b> | Placement Pattern of CPUs Around the Pillars.....  | 160 |
| <b>Fig. 8.11</b> | An Example of the CPU Placement Algorithm .....  | 160 |

|                  |  |     |
|------------------|--|-----|
| <b>Fig. 8.12</b> | Intra-Layer and Inter-Layer Data Migration in the 3D L2 Architecture.....                                | 163 |
| <b>Fig. 8.13</b> | Average L2 Hit Latency Values Under Different Schemes.....   | 166 |
| <b>Fig. 8.14</b> | Number of Block Migrations for CMP-DNUCA and CMP-DNUCA-3D, Normalized With Respect to CMP-DNUCA-2D ..... | 167 |
| <b>Fig. 8.15</b> | IPC Values Under Different Schemes.....  | 167 |
| <b>Fig. 8.16</b> | Average L2 Hit Latency Values Under Different Schemes.....   | 168 |
| <b>Fig. 8.17</b> | Impact of the Number of Pillars (CMP-DNUCA-3D Scheme) .....  | 168 |
| <b>Fig. 8.18</b> | Impact of the Number of Layers (CMP-SNUCA-3D Scheme) .....   | 169 |
| <b>Fig. 9.1</b>  | The Evolution from a Hop-By-Hop 3D Structure to a True 3D Crossbar .....                                 | 172 |
| <b>Fig. 9.2</b>  | Face-to-Back (F2B) Bonding and the Assumed Vertical Via Layout in Chapter 9 .....                        | 174 |
| <b>Fig. 9.3</b>  | A 3D Symmetric NoC Network .....   | 177 |
| <b>Fig. 9.4</b>  | A 3D NoC-Bus Hybrid Architecture .....   | 178 |
| <b>Fig. 9.5</b>  | Side View of the Inter-Layer Via Structure in a 3D NoC-Bus Hybrid Structure.....                         | 178 |
| <b>Fig. 9.6</b>  | NoC Routers with True 3D Crossbars .....   | 179 |
| <b>Fig. 9.7</b>  | Side View of the Inter-Layer Via Structure in a 3D Crossbar.....   | 180 |
| <b>Fig. 9.8</b>  | A 3D 3x3x3 Crossbar in Conceptual Form.....  | 181 |
| <b>Fig. 9.9</b>  | Different NoC Router Switching Mechanisms .....  | 183 |
| <b>Fig. 9.10</b> | Overview of the 3D DimDe NoC Architecture.....   | 184 |
| <b>Fig. 9.11</b> | Vertical (Inter-Layer) Link Arbitration Details.....   | 185 |
| <b>Fig. 9.12</b> | An Example of a Non-XYZ Routing Algorithm .....  | 186 |
| <b>Fig. 9.13</b> | Architectural Detail of the Proposed 3D DimDe NoC Router.....  | 188 |
| <b>Fig. 9.14</b> | Virtual Channel Assignments in the Vertical Module of DimDe .....  | 189 |
| <b>Fig. 9.15</b> | Thermal Effects on Inter-Layer Propagation Delay .....   | 189 |
| <b>Fig. 9.16</b> | Impact of the Number of Vertical Bundles on Performance .....  | 192 |
| <b>Fig. 9.17</b> | Average Latency with various Synthetic Traffic Patterns (XYZ Routing).....                               | 194 |
| <b>Fig. 9.18</b> | Throughput with various Synthetic Traffic Patterns (XYZ Routing).....                                    | 195 |
| <b>Fig. 9.19</b> | Average Latency with various Commercial and Scientific Workloads .....                                   | 195 |
| <b>Fig. 9.20</b> | Energy-Delay Product (EDP) with various Commercial and Scientific Workloads.....                         | 196 |
| <b>Fig. 10.1</b> | Reduction in the Number of Routers When Using the MEP Topology .....                                     | 200 |
| <b>Fig. 10.2</b> | Overview of the Fast Path Architecture .....   | 202 |
| <b>Fig. 10.3</b> | Cache Compression (CC) vs. NoC Compression (NC) .....  | 204 |

# List of Tables

|                  |   |     |
|------------------|---|-----|
| <b>Table 3.1</b> | Area and Power Overhead of the ViChaR Architecture.....   | 30  |
| <b>Table 4.1</b> | VC Buffer Configuration for the Three Routing Algorithms .....  | 47  |
| <b>Table 4.2</b> | Non-Blocking Probabilities for the Three Router<br>Architectures (N = 5).....                           | 49  |
| <b>Table 4.3</b> | Component Fault Classification.....   | 53  |
| <b>Table 5.1</b> | Power/Area Overhead of Allocation Comparator (AC) Unit .....  | 80  |
| <b>Table 5.2</b> | Node Status Classification.....   | 85  |
| <b>Table 5.3</b> | Path Scoring Table .....  | 85  |
| <b>Table 8.1</b> | Area and Power Overhead of dTDMA Bus.....   | 156 |
| <b>Table 8.2</b> | Area Overhead of Inter-Wafer Wiring for Different<br>Via Pitch Sizes .....                              | 157 |
| <b>Table 8.3</b> | Temperature Profile of Various Configurations .....   | 162 |
| <b>Table 8.4</b> | Default System Configuration Parameters (L2 Cache<br>is Organized as 16 Clusters of Size 16x64 KB)..... | 165 |
| <b>Table 8.5</b> | Benchmarks Used .....   | 165 |
| <b>Table 9.1</b> | Area and Power Comparisons of the Crossbar<br>Switches Assessed in Chapter 9 .....                      | 177 |
| <b>Table 9.2</b> | The Effect of Inter-Layer Distance on Propagation Delay .....   | 184 |

# List of Abbreviations

|        |  |
|--------|--|
| AC     | Allocation comparator                    |
| ACK    | Acknowledgment                           |
| ACLV   | Across chip line-width variations        |
| AD     | Adaptive                                 |
| AG     | Affinity group                           |
| ASIC   | Application specific integrated circuits |
| BC     | Bit-complement                           |
| BIST   | Built-in self-test                       |
| CB     | Connection box                           |
| CC     | Cache compression                        |
| CDMA   | Code-division multiple access            |
| CMOS   | Complementary metal-oxide semiconductor  |
| CMP    | Chip multi-processor                     |
| CPU    | Central processing unit                  |
| DAMQ   | Dynamically allocated multi-queue        |
| DAMQWR | DAMQ-with-recruit-registers              |
| DEMUX  | De-multiplexer (i.e. decoder)            |
| DimDe  | Dimensionally decomposed router          |
| DLT    | Direction lookup table                   |
| DN     | Direct neighbor                          |
| DNUCA  | Dynamic non-uniform cache architecture   |
| DOR    | Dimension-order routing                  |
| DRAM   | Dynamic random access memory             |
| DT     | Deterministic                            |
| dTDMA  | Dynamic time-division multiple access    |
| E2E    | End-to-end                               |
| ECC    | Error correcting codes                   |
| EDP    | Energy-delay product                     |
| EM     | Electromigration                         |
| F2B    | Face-to-back                             |
| F2F    | Face-to-face                             |
| FBF    | Fullest buffer first                     |

|          |  |
|----------|--|
| FC-CB    | Fully connected circular buffer          |
| FCFS     | First-come first-served                  |
| FEC      | Forward error correction                 |
| FIFO     | First-in first-out                       |
| FP       | Fast path                                |
| HBH      | Hop-by-hop                               |
| HCE      | Hot carrier effects                      |
| HDL      | Hardware description language            |
| HoL      | Head-of-line                             |
| IIL      | Inter-intra layer                        |
| ILP      | Instruction-level parallelism            |
| IN       | Indirect neighbor                        |
| IP       | Intellectual property                    |
| IS       | Information set                          |
| LCR      | Leakage classification register          |
| LWF      | Longest wait first                       |
| MEMS     | Micro-electro-mechanical systems         |
| MEP      | Multiple entry point                     |
| MESI     | Modified-exclusive-shared-invalid        |
| MLBS     | Multi-layer buried structures            |
| MPSoC    | Multi-processor system-on-chip           |
| MSI      | Modified-shared-invalid                  |
| MUX      | Multiplexer                              |
| NACK     | Negative acknowledgment                  |
| NBTI     | Negative bias temperature instability    |
| NC       | Network interface controller compression |
| NetInMem | Network-in-memory                        |
| NIC      | Network interface controller             |
| NoC      | Network-on-chip                          |
| NR       | Normal random                            |
| NUCA     | Non-uniform cache architecture           |
| OPC      | Optical proximity correction             |
| PA       | Proximity-aware                          |
| PBD      | Platform-based design                    |
| PC       | Physical channel                         |
| PDP      | Power-delay product                      |
| PE       | Processing element                       |
| PEF      | Performance, energy and fault-tolerance  |
| PFA      | Path frequency analyzer                  |
| PFT      | Path frequency table                     |
| PIM      | Parallel iterative matching              |

|         |  |
|---------|--|
| PS      | Path set   |
| PTM     | Predictive technology model                        |
| PV      | Process variation                                  |
| QoS     | Quality-of-service                                 |
| RC      | Routing computation                                |
| RDF     | Random dopant fluctuations                         |
| RoCo    | Row-column decoupled router                        |
| RT      | Routing table                                      |
| RTL     | Register-transfer level                            |
| SA      | Switch allocation                                  |
| SEC/DED | Single error correction and double error detection |
| SER     | Soft-error rate                                    |
| SIMD    | Single-instruction multiple-data                   |
| SIP     | Service information provider                       |
| SNUCA   | Static non-uniform cache architecture              |
| SoC     | System-on-chip                                     |
| SOI     | Silicon-on-insulator                               |
| SON     | Service-oriented networking                        |
| SS      | Self-similar                                       |
| ST      | Sliding timeslice                                  |
| STB     | Set-top box  |
| STI     | Sony, Toshiba, and IBM                             |
| TDDB    | Time-dependant dielectric breakdown                |
| TDMA    | Time-division multiple access                      |
| TLP     | Thread-level parallelism                           |
| TMR     | Triple module redundancy                           |
| TN      | Tornado  |
| TPA     | Thermal proximity-aware                            |
| TSMC    | Taiwan Semiconductor Manufacturing Company         |
| TTM     | Time-to-market                                     |
| UBS     | Unified buffer structure                           |
| UCL     | Unified control logic                              |
| UR      | Uniform random                                     |
| UTP     | Unique-Token protocol                              |
| VA      | Virtual channel arbitration                        |
| VC      | Virtual channel                                    |
| VCDAMQ  | Virtual channel dynamically allocated multi-queue  |
| ViChaR  | Virtual channel regulator                          |
| XBAR    | Crossbar   |