Abstract
Self-reconfiguration and adaptivity are important new concepts for reconfigurable hardware. The benefits include, for example, a reduction in power dissipation by sharing resources therefore requiring smaller reconfigurable chips. Idle applications are substituted on demand by actually needed functions. As a result, the number of possible functions controlled by such systems increases without raising the number of additionally required processing elements. Parallel tasks (functions) in hardware execute more efficiently compared with sequential microprocessors. The high performance of reconfigurable hardware and the possibility of hardware parallelization, help to overcome increasing problems of data processing with traditional microcontroller and microprocessors in future complex electronic systems. A relevant issue is the use of adaptive reconfigurable systems in real-time applications, which is one of the basic conditions for a variety of target applications. New approaches to create systems, which are able to manage their own configuration are called run-time systems. These systems use the flexibility of e.g. an FPGA by partially changing the configuration. Only the necessary functions are configured in the chip’s memory. On demand one or more functions can be substituted by another while other parts stay operative. The ALadyn project targets exactly this kind of adaptive system approach and investigates in the physical hardware realization, system modeling and development tools.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Becker, J., Huebner, M., Paulsson, K., Thomas, A.: Dynamic reconfiguration on-demand: Real-time adaptivity in next generation microelectronics. ReCoSoc2005Montpellier, France (2005)
Bobda, C.: Synthesis of dataflow graphs for reconfigurable systems using temporal partitioning and temporal placement. PhD thesis (2003)
Braun, L., Goehringer, D., Perschke, T., Schatz, V., Huebner, M., Becker, J.: Adaptive real-time image processing exploiting two dimensional reconfigurable architecture. J. Real-Time Image Process. (2008). doi:10.1007/s11554-008-0095-8. http://dx.doi.org/10.1007/s11554-008-0095-8
Dally, W.J., Seitz, C.L.: Deadlock-free message routing in multiprocessor interconnection networks (5), 547–553 (1987). doi:10.1109/TC.1987.1676939
Graf, P., Müller-Glaser, K.D.: Dynamic mapping of runtime information models for debugging embedded software. In: 17th IEEE International Workshop on Rapid System Prototyping. Chania, Griechenland (2006)
Graf, P., Müller-Glaser, K.D.: Eine architektur für die modellbasierte fehlersuche in der software eingebetteter systeme. In: Modellierung 2006, Workshop: Modellbasierte Entwicklung von eingebetteten Fahrzeugfunktionen, Innsbruck, Österreich (2006)
Graf, P., Müller-Glaser, K.D.: Debugging modellbasiert entworfener software für eingebettete systeme. Informatik—Forschung und Entwicklung (2007)
Graf, P., Reichmann, C., Müller-Glaser, K.D.: Towards a platform for debugging executed uml-models in embedded systems. In: UML Modelling Languages and Applications: UML 2004. Springer, Lissabon (2004)
Graf, P., Reichmann, C., Müller-Glaser, K.D.: A model-based design approach for a dynamically configurable hardware-/software-architecture. 3rd Workshop on Object-oriented Modeling of Embedded Real-Time Systems (OMER 3) Paderborn, October 05 (2005)
Graf, P., Müller-Glaser, K.D., Reichmann, C.: Nonintrusive black- and white-box testing of embedded systems software against uml models. Rapid System Prototyping, 2007. RSP 2007. 18th IEEE/IFIP International Workshop on, pp. 130–138 (2007)
Grüttner, K., Grabbe, C., Oppenheimer, F., Nebel, W.: Object oriented design and synthesis of communication in hardware-/software systems with OSSS. In: Proceeding in SASIMI 2007, Hokkaido, Japan (2007)
Harel, D.: Statecharts: A visual formalism for complex systems. Sci. Comput. Program. 8, 231–274 (1987)
Holzenspies, P., Schepers, E., Bach, W., Jonker, M., Sikkes, B., Smit, G., Havinga, P.: A communication model based on an n-dimensional torus architecture using deadlock-free wormhole routing. In: Proc. Euromicro Symposium on Digital System Design, pp. 166–172 (2003). doi:10.1109/DSD.2003.1231920
Huebner, M., Becker, T., Becker, J.: Real-time lut-based network topologies for dynamic and partial fpga self-reconfiguration. SBCCI04, Porto de Galinhas, Brasil (2004)
Huebner, M., Schuck, C., Kuehnle, M., Becker, J.: New 2-dimensional partial dynamic reconfiguration techniques for real-time adaptive microelectronic circuits. In: Schuck, C. (ed.) Proc. IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures, p. 6 (2006). doi:10.1109/ISVLSI.2006.67
Lettrari, M., Klose, J.: Scenario-based monitoring and testing of real-time uml models. In: ≪UML≫ ’01: Proceedings of the 4th International Conference on The Unified Modeling Language, Modeling Languages, Concepts, and Tools, pp. 317–328. Springer, London (2001)
Object Management Group (OMG): 2007 Unified Modeling Language (UML) Specification, Version 2.1 (2007)
Reichmann, C., Kühl, M., Müller-Glaser, K.D.: An overall systems design approach doing object-oriented modeling to code-generation for embedded electronic systems. In: FASE03, Warschau, Polen (2003)
Reichmann, C., Graf, P., Kühl, M., Müller-Glaser, K.D.: Automatisierte Modellkopplung heterogener eingebetteter Systeme. In: GI PEARL 2004, Eingebettete Systeme (2004)
Reichmann, C., Kühl, M., Graf, P., Müller-Glaser, K.D.: GeneralStore—A CASE-tool integration platform enabling model level coupling of heterogeneous designs for embedded electronic systems. In: Proceedings of the 11th IEEE International Conference on the Engineering of Computer-Based Systems. Springer, Brno (2004)
Schwalb, T., Graf, P., Müller-Glaser, K.D.: Architektur für das echtzeitfähige debugging ausführbarer modelle auf rekonfigurierbarer hardware. In: Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen, Nico, Moser, p. 10 (2009)
Stechele, C.C.J.Z.F.M.W.: Using partial-run-time reconfigurable hardware to accelerate video processing in driver assistance systems. In: Proceedings of DATE 2007, Nice, France, April 16–20 (2007)
van der Veen, J., Angermeier, D., Göhringer, M., Majer, S.F.J., Teich, J.: Scheduling and communication-aware mapping of hw-sw modules for dynamically and partially reconfigurable soc architectures. In: In Proceedings of the Dynamically Reconfigurable Systems Workshop (DRS 2007), Zürich, Switzerland, March 15 (2007)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2010 Springer Science+Business Media B.V.
About this chapter
Cite this chapter
Braun, L. et al. (2010). Adaptive Runtime System with Intelligent Allocation of Dynamically Reconfigurable Function Model and Optimized Interface Topologies. In: Platzner, M., Teich, J., Wehn, N. (eds) Dynamically Reconfigurable Systems. Springer, Dordrecht. https://doi.org/10.1007/978-90-481-3485-4_12
Download citation
DOI: https://doi.org/10.1007/978-90-481-3485-4_12
Published:
Publisher Name: Springer, Dordrecht
Print ISBN: 978-90-481-3484-7
Online ISBN: 978-90-481-3485-4
eBook Packages: EngineeringEngineering (R0)