

Lecture Notes in Electrical Engineering

Volume 82

For further volumes:
<http://www.springer.com/series/7818>

M. Haykel Ben Jamaa

Regular Nanofabrics in Emerging Technologies

Design and Fabrication Methods
for Nanoscale Digital Circuits

M. Haykel Ben Jamaa
Commissariat à l'Energie Atomique
(CEA-DRT-LETI-DACLE-LISAN)
Rue des Martyrs 17
38054 Grenoble
France
e-mail: haykel.ben_jamaa@a3.epfl.ch

ISSN 1876-1100

e-ISSN 1876-1119

ISBN 978-94-007-0649-1

e-ISBN 978-94-007-0650-7

DOI 10.1007/978-94-007-0650-7

Springer Dordrecht Heidelberg London New York

© Springer Science+Business Media B.V. 2011

No part of this work may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopying, microfilming, recording or otherwise, without written permission from the Publisher, with the exception of any material supplied specifically for the purpose of being entered and executed on a computer system, for exclusive use by the purchaser of the work.

Cover design: eStudio Calamar, Berlin/Figueres

Printed on acid-free paper

Springer is part of Springer Science+Business Media (www.springer.com)

Acknowledgments

I am thankful to Prof. Giovanni De Micheli and Prof. Yusuf Leblebici for their support of this work. I would like to dedicate this book to my family, especially to my parents.

Contents

1	Introduction	1
1.1	The Linear Scaling	4
1.2	The Latest Milestones	6
1.2.1	Fabrication Technology	6
1.2.2	Device Design	8
1.2.3	System Design	11
1.2.4	Design Tools	12
1.3	Emerging Technologies	13
1.3.1	Selecting Emerging Technologies	14
1.3.2	CMOS Extensions	14
1.3.3	Novel Information Processing Technologies	16
1.4	Regular Architectures and Fabrics	18
1.4.1	The Need for Regularity	19
1.4.2	CMOS Many-Core Architectures	20
1.4.3	Via Patterned Gate Arrays	21
1.4.4	Crossbar Architecture	21
1.4.5	NanoPLA	22
1.4.6	CMOS/Molecular Hybrid Systems	23
1.5	Challenges of Regular Emerging Architectures	24
1.5.1	SiNW Technology	24
1.5.2	CNT Technology	26
1.6	Organization of the Book	27
	References	28
2	Fabrication of Nanowire Crossbars	33
2.1	Nanowire Fabrication Techniques	34
2.1.1	Bottom-up Techniques	34
2.1.2	Top-Down Techniques	37
2.2	Crossbar Technologies	41
2.2.1	Fluid-Directed Assembly	41
2.2.2	Electric-Field-Assisted Assembly	42

2.2.3	Nanomold-Based Nanowire Crossbars	42
2.2.4	Crossbar Switches	43
2.2.5	Comparison Between Crossbar Technologies	43
2.3	Fabrication Facilities at EPFL	44
2.3.1	Photolithography	45
2.3.2	Etching	46
2.3.3	Thin Films	47
2.3.4	Wafer Cleaning	48
2.3.5	Process Control	48
2.4	Process Flow	49
2.5	Process Optimization	52
2.5.1	Etch of Sacrificial Layers	52
2.5.2	Spacer Definition	55
2.5.3	Gate Stack	57
2.6	Device Characterization	58
2.6.1	Structural Characterization	58
2.6.2	Electrical Characterization	61
2.7	Potential Applications	65
2.7.1	Crossbar Structures	65
2.7.2	Single Poly-Si Nanowire Memory	65
2.7.3	Memristors	66
2.7.4	Nanowire Decoders	67
2.8	Discussions	68
2.9	Chapter Contributions and Summary	69
	References	70
3	Decoder Logic Design	75
3.1	Crossbar Architecture	76
3.2	Decoder and Encoding Types	77
3.2.1	Decoder Design and Fabrication	78
3.2.2	Encoding Schemes	80
3.3	Multi-Valued Logic Encoding	80
3.3.1	Circuit Design with Multi-Valued Logic	81
3.3.2	Semantic of Multi-Valued Logic Addressing	81
3.3.3	Code Construction	84
3.3.4	Defect Models	86
3.3.5	Errors in the k-Hot Code Space	90
3.3.6	Errors in the NRC Space	98
3.3.7	Assumptions of the Simulations	104
3.3.8	Simulations of the Addressable Code Space	106
3.3.9	Simulations of the Effective Memory Area	109
3.4	The MSPT Decoder	113
3.4.1	Design of the Decoder	113
3.4.2	Problem Formulation of MSPT-Based Nanowire Decoder	114

3.4.3	Optimizing Nanowire Codes	117
3.4.4	Simulations of the Decoder	119
3.5	Discussions	123
3.6	Chapter Contributions and Summary	125
	References	125
4	Decoder Test	129
4.1	Necessity of Testing Crossbar Circuits	130
4.1.1	Operation of Crossbar Memories	130
4.1.2	Testing Complexity	131
4.2	Testing Crossbar Circuits	132
4.2.1	Test Method	132
4.2.2	Test Requirements	134
4.3	Perturbative Current Model	136
4.4	Stochastic Current Model	138
4.4.1	Components of the Sensed Signal	139
4.4.2	Distribution of the Useful Signal	139
4.4.3	Distribution of the Defect-Induced Noise	140
4.4.4	Distribution of the Intrinsic Noise	142
4.4.5	Model of the Test Requirements	142
4.5	Model Implementation	143
4.6	Simulation Results	146
4.6.1	General Signal Variation	147
4.6.2	Optimization of the Thresholder Parameters	147
4.6.3	Analysis of Test Quality	149
4.6.4	Exploration of Linearization Error	150
4.7	Discussions	152
4.8	Chapter Contributions and Summary	153
	References	154
5	Logic Design with Ambipolar Devices	155
5.1	Logic Circuits with Carbon Nanotubes	156
5.2	Ambipolar CNTFETs	157
5.3	Dynamic Logic with Ambipolar CNTFETs	160
5.4	Static Logic with Ambipolar CNTFETs	161
5.4.1	Transmission-Gate Static Logic Family	162
5.4.2	Alternate CNTFET Families	165
5.5	Multi-Level Logic Synthesis with Static CNTFET Gates	166
5.5.1	Transmission-Gate Static Design	166
5.5.2	Design of Alternative CNTFET Families	167
5.5.3	Library Characterization	167
5.5.4	Logic Synthesis Results	168
5.6	Design of Regular Fabrics	174
5.6.1	Dynamic PLA Architecture	174
5.6.2	Static Regular Fabrics	177

5.7	Dicussions	179
5.8	Chapter Contributions and Summary	180
	References	181
6	Conclusions and Future Work	185
6.1	Book Summary and Contributions	185
6.2	Future Work	187
	Index	189

List of Acronyms

1D	One-dimensional
2D	Two-dimensional
3D	Three-dimensional
AFM	Atomic force microscope
AHC	Arranged hot code
Al	Aluminum
ALD	Atomic layer deposition
As	Arsenic
ASIC	Application specific integrated circuits
Au	Gold
BGC	Balanced gray code
BHF	Buffered HF
BRC	Binary reflexive code
BTB	Band-to-band
CAD	Computer-aided design
Ce	Cerium
CF	Coupling fault
CG	Control gate
Cl	Chlorine
CLB	Complex logic block
CNT	Carbon nanotube
CNTFET	Carbon nanotube field effect transistor
Cr	Chromium
CMI	Center of micro- and nano-technologies [1]
CMOL	CMOS/molecular hybrid
CMOS	Complementary metal oxide semiconductor
CMP	Mechanical–chemical planarization or mechanical–chemical polishing
CVD	Chemical vapor deposition

DIBL	Drain induced barrier lowering
DRIE	Deep reactive Ion etching
E-beam	Electron beam
EDA	Electronic design automation
EDP	Energy-delay-product
EOT	Equivalent oxide thickness
EPFL	Ecole Polytechnique Fédérale de Lausanne, Swiss Federal Institute of Technology at Lausanne
EUV	Extreme ultraviolet
EUV-IL	Extreme ultraviolet interference lithography
F	Fluorine
FET	Field effect transistor
FIB	Focused ion beam
FO4	Fan-out-of-4
FPGA	Field programmable gate array
Ga	Gallium
GAOI	Generalized AOI, generalized AND-OR-Inverter
GC	Gray code
Ge	Germanium
GIDL	Gate-induced drain leakage
GNAND	Generalized NAND
GNOR	Generalized NOR
HC	Hot code
HMDS	Hexamethyldisilazane ($C_6H_{19}Si_2N$)
IC	Integrated circuit
In	Indium
IST	Iterative spacer technique
ITRS	International technology roadmap for semiconductors
Kr	Krypton
LB	Langmuir–Blodgett
LPCVD	Low pressure chemical vapor deposition
LTO	Low temperature oxide
LUT	Look-up table
MEMS	Microelectromechanical system
MOS	Metal oxide semiconductor
MOSFET	Metal oxide semiconductor field effect transistor
MSPT	Multi-spacer patterning technique
MVL	Multi-valued logic
MW	Mesowire
N	Nitrogen
Ni	Nickel
NIL	Nanoimprint lithography

NoC	Network-on-chip
NRC	n -Ary reflexive code
NW	Nanowire
O	Oxygen
OP	Operating point
OPC	Optical proximity correction
PANI	Polyanilin
PD	Pull-down
PDMS	Polydimethylsiloxane $[(C_2H_6OSi)_n]$
PEDAL	Planar edge defined alternate layer
PEO	Polyethylene oxide, polyethylene glycol $(C_{2n+2}H_{4n+6}O_{n+2})$
PG	Polarity gate
PLA	Programmable logic array
PMMA	Polymethylmethacrylate $[(C_5O_2H_8)_n]$
Poly-Si	Poly-crystalline silicon
Poly-SiNWFET	Poly-crystalline silicon field effect transistor
PR	Photoresist
PSF	Pattern sensitivity fault
Pt	Platinum
PU	Pull-up
Q-bit	Quantum bit
QCA	Quantum cellular automata
QWFET	Quantum well field effect transistor
RAM	Random access memory
RDR	Restrictive design rules
RET	Resolution enhancement techniques
RIE	Reactive ion etching
RTD	Resonant tunneling diode
S	Sulfur
Sb	Antimony
SB	Schottky barrier
SCE	Short channel effect
SEM	Scanning electron microscopy
SET	Single-electron transistors
Si	Silicon
SiNW	Silicon nanowire
SiNWFET	Silicon nanowire field effect transistor
SNAP	Superlattice nanowire pattern transfer
SoC	Systems-on-chip
SOI	Silicon-on-insulator
SRAM	Static random access memory
TC	Tree code
TEM	Transmission electron microscopy

Ti	Titanium
ULSI	Ultra large scale integration
VLS	Vapor–liquid–solid
VLSI	Very large scale integration
VPGA	Via patterned gate array
WPLA	Whirlpool PLA, Whirlpool programmable logic array

Reference

1. Center for Micro- and Nanotechnologies (CMI) at EPFL. <http://cmi.epfl.ch>

List of Symbols

Symbol	Definition	Unit
α	(i) Half-spacing between successive threshold voltages normalized to V_0 (ii) Counter variable	1 1
β	Transistor gain factor $\mu C_{\text{ox}} W/L$	A V^{-2}
β_i	β at transistor i	
δ	Shift of any $V_{X,i}$ from $V_{A,i}$ normalized to V_0	1
ΔV_T	Distance between two successive $V_{T,i}$'s	V
$\delta(x)$	(i) Dirac distribution around $x = 0$ (ii) Kronecker delta function	$\emptyset$ $\emptyset$
δI	Small signal of I	A
$\delta I_{d,i}$	Small signal of $I_{d,i}$	A
δI_u	Small signal of I_u	A
δV_{DS}	Small signal of V_{DS}	V
$\delta V_{\text{DS},i}$	δV_{DS} at transistor i	V
δV_{DS}	Vector of $\delta V_{\text{DS},i}$	V (vector)
δV_{GS}	Small signal of V_{GS}	V
$\delta V_{\text{GS},i}$	δV_{GS} at transistor i	V
δV_T	Small signal of V_T	V
$\delta V_{T,i}$	δV_T at transistor i	V
δV_T	Vector of $\delta V_{T,i}$	V (vector)
ϵ	Test error probability	1
η	(i) Statistical factor $\eta = P_{\text{nbr}} \times P_{\text{unq}} \times P_{\text{cnt}} \times P_{\text{int}}$ (ii) Sensitivity of V_{DS} to V_T in a decoder under test	1 1
η^{BU}	Statistical η for bottom-up technologies	1
η^{TD}	Statistical η for top-down technologies	1
Φ	Fabrication complexity $\Phi = \sum \phi_i$	1
ϕ_i	Number of photolithography/doping steps at MSPT step i	1
μ_α	Average number of code words having α identical digits	1
v	Average number of patterns covered by a code word under defects	1

(continued)

(continued)

Symbol	Definition	Unit
Ω	Code space	$\emptyset$
Ω'	Addressable code space under defects	$\emptyset$
$ \Omega _{\text{un}}$	Size of uniquely addressed code space	$\emptyset$
$ \Omega _{\text{im}}$	Size of immune code space	$\emptyset$
Σ	Variability matrix	V^2 (matrix)
$\sigma(x)$	Sigmoid function of x	$\emptyset$
σ	Threshold voltage standard deviation ($= \sigma_{\text{T}}$)	V
$\sigma_{\delta_{\text{d},i}}$	Standard deviation of $\delta I_{\text{d},i}$	A
$\sigma_{\delta_{\text{u}}}$	Standard deviation of δI_{u}	A
$\sigma_{\text{d},i}$	Standard deviation of $I_{\text{d},i}$	A
$\sigma_{\text{d}}^{N_{\text{def}}}$	Standard deviation of $I_{\text{d}}^{N_{\text{def}}}$	A
σ_{T}	Standard deviation of V_{T}	V
σ_{u}	Standard deviation of I_{u}	A
τ	(i) Number of digits that flip in order to generate defect-induced noise (context of decoder design)	1
	(ii) Intrinsic delay of fan-out-of-1 inverter (context of ambipolar CNTFET)	s
$\bar{\tau}$	Mean value of number of digits τ	1
ν	(i) Normalized shift of V_{A} from middle of two successive threshold voltages normalized to V_0	1
	(ii) counter variable	1
A	(i) Pattern space	$\emptyset$
	(ii) Event of having $I_1 \leq I_{\text{s}}$	$\emptyset$
$\mathbf{A}$	First linearization matrix of the decoder	1 (matrix)
B	Event of having defect-induced noise, $B = \cup B_i$	$\emptyset$
B_i	Event of having exactly i nanowires generating defect-induced noise	$\emptyset$
$\mathbf{B}$	Second linearization matrix of the decoder	1 (matrix)
$\mathbf{a}$	Pattern	1 (vector)
$\mathbf{b}$	Pattern	1 (vector)
$\mathbf{b}^*$	Defective pattern	1 (vector)
C_{eff}	Effective crossbar (or memory) density	cm^{-2}
$C_{\text{eff}}^{\text{BU}}$	Effective crossbar (or memory) density in bottom-up technologies	cm^{-2}
$C_{\text{eff}}^{\text{TD}}$	Effective crossbar (or memory) density in top-down technologies	cm^{-2}
$\mathbf{c}$	Code word	1 (vector)
$\mathbf{c}^*$	Defective code word	1 (vector)
$\mathbf{c}^a$	Code word to the pattern a	1 (vector)
$\mathbf{c}^b$	Code word to the pattern b	1 (vector)
$\mathbf{d}$	Multi-digit error vector	1 (vector)
D	(i) Crosspoint density, memory density	cm^{-2}
	(ii) Elements of error subtree	$\emptyset$
D_{RAW}	Raw crosspoint (memory) density	cm^{-2}
D_{EFF}	Effective crosspoint (memory) density	cm^{-2}

(continued)

(continued)

Symbol	Definition	Unit
f	(i) Probability distribution function	$\emptyset$
	(ii) Photolithography half-pitch	nm
	(iii) Non-linear bijective application between N_D and V_T	$\emptyset$
f_u	Probability distribution function of useful signal	$\emptyset$
f_d^i	Probability distribution function of defect-induced noise generated by nanowire i	$\emptyset$
f_d	Probability distribution function of total defect-induced noise	$\emptyset$
g	Bijective application between pattern and V_T	$\emptyset$
g_{DS}	Output conductance of a FET	S
g_m	Transconductance of a FET	S
g_T	Sensitivity of I_{DS} to V_T : $\partial I_{DS} / \partial V_T$	S
h	Non-linear bijective application between elements of D and those of P	$\emptyset$
D	Doping matrix	cm^{-3} (matrix)
I	Unit $M \times M$ -matrix	1 (matrix)
I	Current through a nanowire under test	A
i	Counter variable	1
I_0	First thresholder parameter	A
I_1	Second thresholder parameter	A
$\bar{I}_{\delta d,i}$	Mean value of $\delta I_{d,i}$	A
$\bar{I}_{\delta u}$	Mean value of δI_u	A
I_d	Defect-induced noise in decoder under test	A
$I_{d,i}$	Defect-induced noise generated by nanowire i	A
$\bar{I}_{d,i}$	Mean value of $I_{d,i}$	A
$I_d^{N_{\text{def}}}$	Total defect-induced noise: $\sum I_{d,i}$	A
$\bar{I}_d^{N_{\text{def}}}$	Mean value of $I_d^{N_{\text{def}}}$	A
I_{ds}	Drain-source current	A
I_i	Intrinsic noise in decoder under test	A
$I_{i,0}$	Intrinsic noise generated by a single nanowire in decoder under test	A
I_{off}	Transistor off-current	A
I_{on}	Transistor on-current	A
I^{OP}	Operating point of I	A
I_s	Sensed signal in decoder under test = $I_u + I_d + I_i$	A
I_u	Useful signal	A
$\bar{I}_u$	Mean value of I_u	A
j	Counter variable	1
k	(i) Parameter of optimal-size multi-valued hot code	1
	(ii) Counter variable	1
k	Parameter vector of multi-valued hot code	1 (vector)
L	Transistor length	nm
L_l	Photolithography pitch	nm
L_n	Sub-photolithographic pitch, nanoscale pitch	nm

(continued)

(continued)

Symbol	Definition	Unit
M	Length of code word, number of doping sequences in a nanowire (equivalent definitions)	1
N	Number of nanowires in a contact groups	1
N_D	Doping level (donors or acceptors)	cm^{-3}
N_{def}	Number of nanowires generating defect-induced noise in a decoder under test	A
N_{off}	Number of non-activated nanowires in a decoder under test	A
N_{use}	Number of useful nanowires in a decoder under test ($N_{\text{use}} = 0$ or 1)	A
n	Logic value	1
$\mathbf{P}$	Pattern matrix	1 (matrix)
P_0	Probability that no nanowire is addressed	1
P_1	Probability that 1 nanowire is addressed	1
P_2	Probability that ≥ 2 nanowires are addressed	1
P_{cnt}	Probability of a good nanowire control	1
P_{contact}	Probability of a good nanowire ohmic contact	1
P_{int}	Probability of no nanowire loss at the interface between contact groups	1
P_{nbr}	Probability of a non-broken nanowire	1
P_{unq}	Probability of a unique nanowire	1
p_I	Probability of a type-I error in a code space	1
p_{II}	Probability of a type-II error in a code space	1
p_α	Probability that μ_α code words undergo error sequences that make them covered	1
p_d	Probability of a flip-down error in a code word	1
p_{im}	Probability of an immune code space	1
p_u	Probability of a flip-up error in a code word	1
p_U	Probability of a uniquely covered code space	1
q	On/off current ratio to detect a digit	1
r_i	$R_M g_{m,i}$	Ω
R_M	Resistance of the nanowire memory part	Ω
S	(i) Set of all (p_α, μ_α) (ii) Set of indexes of digits that undergo flip-ups	$\emptyset$ $\emptyset$
$\mathbf{S}$	Step doping matrix	cm^{-3} (matrix)
s	Sequence digit shifts to generate defect-induced noise	1 (vector)
$\mathcal{T}$	Error transformation matrix	$\emptyset$
$\mathbf{t}^i$	Error transformation affecting digit level i	$\emptyset$
$\mathbf{V}$	Threshold voltage matrix	V (matrix)
$\mathbf{v}$	Vector with all entries set to 1	1 (vector)
V_+	V_{PG} for n-type device	V
V_-	V_{PG} for p-type device	V
V_0	(i) Decoder normalization voltage, set to V_{DD} (context of decoder test)	V

(continued)

(continued)

Symbol	Definition	Unit
	(ii) V_{PG} for a low-conductivity transistor (context of ambipolar CNTFET)	V
V_A	Applied voltage at the decoder (gate-to-ground voltage)	V
$V_{A,i}$	V_A at transistor i	V
V_{CG}	Control gate voltage (ambipolar CNTFET)	V
V_{DD}	Supply voltage	V
V_{ds}	Drain-source voltage (context of measurement)	V
V_{DS}	Drain-source voltage (context of testing)	V
$V_{DS,i}$	V_{DS} at transistor i	V
V_{gs}	Gate-source voltage (contest of measurement)	V
V_{GS}	Gate-source voltage (context of testing)	V
$V_{GS,i}$	V_{GS} at transistor i	V
V_P	Power supply of decoder under test	V
V_{PG}	Polarity gate voltage (ambipolar CNTFET)	V
V_{SS}	Ground, reference voltage	V
V_T	Threshold voltage	V
$\bar{V}_T$	Mean value of V_T	V
$\bar{\mathbf{V}}_T$	vector of $\bar{V}_{T,i}$	V (vector)
$\bar{V}_{T,i}$	$\bar{V}_T$ at transistor i	V
$\mathbf{V}_T$	Vector of $V_{T,i}$	V (vector)
$\mathbf{V}_T^{\text{OP}}$	$\mathbf{V}_T$ at operating point	V (vector)
$V_{T,i}$	V_T at transistor i	V
$V_{X,i}$	Threshold voltage to detect digit i	V
V_{Tn}	Threshold voltage of n-type device	V
V_{Tp}	Threshold voltage of p-type device	V
W	Transistor width	nm
Y	Statistical yield	1