Skip to main content
SpringerLink
Log in
Book cover

VLSI 2010 Annual Symposium pp 231–244Cite as

SUT-RNS Forward and Reverse Converters

  • Conference paper
  • First Online:

  • 606 Accesses

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 105))

Abstract

Stored Unibit Transfer (SUT) has recently been considered as a redundant high-radix encoding for the channels of a Residue Number System (RNS) that can improve the efficiency of conventional redundant RNS. In this work we propose modulo 2n ± 1 forward and reverse converters for the SUT-RNS encoding. The proposed converters are based on parallel-prefix binary or modulo adders and are therefore highly efficient.

This is a preview of subscription content, log in via an institution.

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   169.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

References

  1. Ananda Mohan PV (2002) Residue number systems: algorithms and architectures. Kluwer, Netherlands

    Google Scholar 

  2. Omondi A, Premkumar B (2007) Residue number systems: theory and implementation. Imperial College Press, London

    Book  MATH  Google Scholar 

  3. Chaves R, Sousa L (2003) RDSP: a RISC DSP based on residue number system. In: Proceedings of 6th Euromicro symposium on digital system design, pp 128–135. doi:10.1109/dsd.2003.1231911

  4. Fernandez PG, Lloris A (2003) RNS-based implementation of 8x8 point 2D-DCT over field-programmable devices. Electron Lett 39:21–23. doi:10.1049/el:20030084

    Article  Google Scholar 

  5. Liu Y, Lai E (2004) Moduli set selection and cost estimation for RNS-based FIR filter and filter bank design. Des Autom Embed Syst 9:123–139. doi:10.1007/s10617-005-1186-4

    Article  Google Scholar 

  6. Cardarilli G, Nannarelli A, Re M (2007) Residue number system for low-power DSP applications. In: Proceedings of asilomar conference on signals, systems and computers, pp 1412–1416. doi:10.1109/acssc.2007.4487461

  7. Bajard JC, Imbert L (2004) A full RNS implementation of RSA. IEEE Trans Comput 53:769–774. doi:10.1109/tc.2004.2

    Article  Google Scholar 

  8. Meyer-Baese U, Garcia A, Taylor F (2001) Implementation of a communications channelizer using FPGAs and RNS arithmetic. J VLSI Signal Process 28:115–128. doi:10.1023/a:1008167323437

    Article  MATH  Google Scholar 

  9. Madhukumar AS, Chin F (2004) Enhanced architecture for residue number system-based CDMA for high-rate data transmission. IEEE Trans Wireless Commun 3:1363–1368. doi:10.1109/twc.2004.833509

    Article  Google Scholar 

  10. Avizienis A (1961) Signed-digit representation for fast parallel arithmetic. IRE Trans Electron Comput EC-10:389–400. doi:10.1109/tec.1961.5219227

    Article  MathSciNet  Google Scholar 

  11. Jaberipur G, Parhami B, Ghodsi M (2005) Weighted two-valued digit-set encodings: unifying efficient hardware representation schemes for redundant number systems. IEEE Trans Circuits Syst I 52:1348–1357. doi:10.1109/tcsi2005.851679

    Article  MathSciNet  Google Scholar 

  12. Jaberipur G, Parhami B (2007) Stored-transfer representations with weighted digit-set encodings for ultrahigh-speed arithmetic. IET Circuits Devices Syst 1:102–110. doi:10.1049/iet-cds:20050228

    Article  Google Scholar 

  13. Jaberipur G, Parhami B (2009) Unified approach to the design of modulo-(2n ± 1) adders based on signed-LSB representation of residues. In: Proceedings of IEEE international symposium on computer arithmetic, pp 57–64. doi:10.1109/arith.2009.14

  14. Lindstrom A, Nordseth M, Bengtsson L, Omondi A (2003) Arithmetic circuits combining residue and signed-digit representations. In: Proceedings of 8th Asia-Pacific computer systems architecture conference, pp 246–257. doi:10.1007/978-3-540-39864-6_20

  15. Wei S (2008) A new residue adder with redundant binary number representation. In: Proceedings of 6th international IEEE north-east workshop on circuits and systems, pp 157–160. doi:10.1109/newcas.2008.4606345

  16. Persson A, Bengtsson L (2009) Forward and reverse converters and moduli set selection in signed-digit residue number systems. J Signal Process Syst 56:1–15. doi:10.1007/s11265-008-0249-8

    Article  Google Scholar 

  17. Timarchi S, Navi K (2007) Efficient class of redundant residue number system. In: Proceedings of IEEE international symposium on intelligent signal processing, pp 475–780. doi:10.1109/wisp.2007.4447506

  18. Timarchi S, Navi K (2009) Arithmetic circuits of redundant SUT-RNS. IEEE Trans Instrum Meas 58:2959–2968. doi:10.1109/tim.2009.2016793

    Article  Google Scholar 

  19. Kogge PM, Stone HS (1973) A parallel algorithm for the efficient solution of a general class of recurrence equations. IEEE Trans Comput 22:786–792. doi:10.1109/tc.1973.5009159

    Article  MathSciNet  MATH  Google Scholar 

  20. Vergos HT, Bakalis D, Efstathiou C (2010) Fast modulo 2n + 1 multi-operand adders and residue generators. Integr VLSI J 43:42–48. doi:10.1016/j.vlsi.2009.04.002

    Article  Google Scholar 

  21. Tyagi A (1993) A reduced-area scheme for carry-select adders. IEEE Trans Comput 42:1163–1170. doi:10.1109/12.257703

    Article  Google Scholar 

  22. Kalampoukas L, Nikolos D, Efstathiou C, Vergos HT, Kalamatianos J (2000) High-speed parallel prefix modulo 2n–1 adders. IEEE Trans Comput 49:673–680. doi:10.1109/12.863036

    Article  Google Scholar 

  23. Vergos HT, Efstathiou C, Nikolos D (2002) Diminished-one modulo 2n + 1 adder design. IEEE Trans Comput 51:1389–1399. doi:10.1109/tc.2002.1146705

    Article  MathSciNet  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Electronics Laboratory, Department of Physics, University of Patras, Patras, Greece

    E. Vassalos & D. Bakalis

  2. Department of Computer Engineering and Informatics, University of Patras, Patras, Greece

    H. T. Vergos

Authors
  1. E. Vassalos
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. D. Bakalis
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. H. T. Vergos
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to H. T. Vergos .

Editor information

Editors and Affiliations

  1. Messolonghi, Dept. Telecommunication Systems &, Technological Educational Institute of, National Road, Nafpaktos, 303 00, Greece

    Nikolaos Voros

  2. School of Electrical Engineering &, Computer Science, University of Central Florida, Central Florida Blvd. 4000, Orlando, 32816-2362, Florida, USA

    Amar Mukherjee

  3. , Informatics & MM, Technological Educational Institute of P, Rhga Feraiou, Pyrgos, 27100, Greece

    Nicolas Sklavos

  4. , Dept. of Computer Science and Technology, University of Peloponnese, Terma Karaiskaki, Tripolis, 22100, Greece

    Konstantinos Masselos

  5. , Institut für Technik der Informationsver, Karlsruhe Institute of Technology, Vinzenz-Priessnitzstr. 1, Karlsruhe, 76131, Germany

    Michael Huebner

Rights and permissions

Reprints and permissions

Copyright information

© 2011 Springer Science+Business Media B.V.

About this paper

Cite this paper

Vassalos, E., Bakalis, D., Vergos, H.T. (2011). SUT-RNS Forward and Reverse Converters. In: Voros, N., Mukherjee, A., Sklavos, N., Masselos, K., Huebner, M. (eds) VLSI 2010 Annual Symposium. Lecture Notes in Electrical Engineering, vol 105. Springer, Dordrecht. https://doi.org/10.1007/978-94-007-1488-5_14

Download citation

  • DOI: https://doi.org/10.1007/978-94-007-1488-5_14

  • Published:

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-94-007-1487-8

  • Online ISBN: 978-94-007-1488-5

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation