

---

# Handbook of Hardware/Software Codesign

---

Soonhoi Ha • Jürgen Teich  
Editors

# Handbook of Hardware/Software Codesign

With 575 Figures and 56 Tables

 Springer

*Editors*

Soonhoi Ha  
Department of Computer  
Science and Engineering  
Seoul National University  
Seoul, Korea

Jürgen Teich  
Department of Computer Science  
Friedrich-Alexander-Universität  
Erlangen-Nürnberg (FAU)  
Erlangen, Germany

ISBN 978-94-017-7266-2 ISBN 978-94-017-7267-9 (eBook)

ISBN 978-94-017-7268-6 (print and electronic bundle)

<https://doi.org/10.1007/978-94-017-7267-9>

Library of Congress Control Number: 2017947685

© Springer Science+Business Media Dordrecht 2017

This work is subject to copyright. All rights are reserved by the Publisher, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, reuse of illustrations, recitation, broadcasting, reproduction on microfilms or in any other physical way, and transmission or information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed.

The use of general descriptive names, registered names, trademarks, service marks, etc. in this publication does not imply, even in the absence of a specific statement, that such names are exempt from the relevant protective laws and regulations and therefore free for general use.

The publisher, the authors and the editors are safe to assume that the advice and information in this book are believed to be true and accurate at the date of publication. Neither the publisher nor the authors or the editors give a warranty, express or implied, with respect to the material contained herein or for any errors or omissions that may have been made. The publisher remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Printed on acid-free paper

This Springer imprint is published by Springer Nature

The registered company is Springer Science+Business Media B.V.

The registered company address is: Van Godewijkstraat 30, 3311 GX Dordrecht, The Netherlands

---

## Foreword

Hardware/software codesign means to achieve system-level design objectives by leveraging the synergy between hardware and software through their concurrent design. Codesign has been practiced in various ways since the inception of digital systems. The specification of *instruction-set architectures* enabled the concurrent development of hardware and software as well as the creation of high-level languages and compilers. Grace Hopper was indeed a pioneer of codesign in the early 1950s with the design of portable languages (i.e., machine-independent), which led to the development of COBOL and of modern programming languages.

Within about 70 years of computer science and engineering, various embodiments of abstractions, programmability, and hardware have given different meanings to hardware/software codesign. The renewed interest on this topic in the last two decades relates to the use of structured design methodologies and tools for hardware and software design. Thus, *electronic systems design automation* had to embrace hardware/software codesign as one of its major tasks and objectives. The formalization of the related design problems enabled synthesis and verification of hardware/software systems through the development of computer-aided design methods and tools.

However, it is our opinion that a sound system design methodology must start by capturing the design specifications at the highest level of abstraction and then proceed toward an efficient implementation by subsequent refinement steps. The partition of the design into hardware and software is indeed a consequence of decisions taken at a higher level of abstraction. The critical decisions are about the architecture of the system (processors, buses, hardware accelerators, memories, and so on) that will carry on the computation and communication tasks associated with the overall specification of the design. This design process is segmented into a series of similar steps. The principles at the basis of each step consist of hiding unnecessary details of an implementation, summarizing the important parameters of the implementation in an abstract model, and limiting the design space exploration to a set of potential platform instances. The design process is a meet-in-the-middle approach where the refinement from specification toward implementation is matched against a library of components whose models are abstractions of possible implementations.

This was indeed the basis for the development of a design methodology that goes under the name of platform-based design where the steps outlined above have been formalized wherever possible. This methodology includes the development of hardware and the related software when the architectural decisions have been made and the design tasks have been mapped to the components of the architecture. A task that is mapped into hardware can then be synthesized with the appropriate tools in parallel to the software development that takes place when the mapping process has allocated the task to a programmable component. Note also that in this framework, it is rather clear that according to the available programmable components, different software design processes can be developed. In fact, programming a microprocessor is quite different than programming a DSP or a special purpose processor.

The first step in the design process is then capturing a set of specifications or requirements on the functionality and the architecture of the design. These will guide the design process through the refinement steps. Requirements are in general denotational statements about what the system is supposed to do. For example, if we are to design a special purpose math processor that computes the solution of nonlinear algebraic equations, the functional requirement would be stated as:

Find  $x$  such that  $F(x) = 0$ ,

where no algorithm to accomplish this task has been chosen. The choice of the algorithm is already a refinement step in the design task. This example underlines that requirements are abstract statements about what the design has to accomplish. Some of the requirements may be given in terms of the properties of an implementation but still in abstracted form. For example,

The system has to consume no more than 1kW of power.

Of course this is a constraint that encompasses the entire design space from functionality to final implementation, and while in the first steps of the architecture selection, the power consumption can be estimated, and it will have to be verified at the final implementation where the physics of the solution will be known. The design space exploration is determined in part by these requirements.

In addition to the requirements, often a set of desirable features of the design can be stated. In this case, the mathematical formalism is a function that can be either minimized or maximized. Then the refinement steps take the form of an optimization problem where the objective functions are optimized in the presence of complex constraints.

Often the design process of interest has already been given in terms of high-level functionality where some design decisions have been taken. Using the example above, we may be asked to implement the Newton–Raphson procedure, a choice for the algorithm to be used to meet the requirement. This is given in terms of behavior, i.e., an operational description at the appropriate level of abstraction.

Once the behavior has been selected and described, then it is time to determine an architecture to implement this behavior that optimizes the goal function(s) and satisfies the constraints. The architecture may be developed anew or obtained combining elements in a library of available components or a combination of both

whereby library elements are combined with virtual components that have to be designed from scratch.

In the design process, synthesis steps are intertwined with verification steps that check whether the constraints are satisfied, the functionality is correctly implemented, and the design is feasible.

This handbook covers extensively many topics specific to hardware/software codesign intended as system design as described above, namely, modeling, design and optimization, validation and verification, as well as application areas. Modeling has been a key design technology for capturing system-level aspects: it is achieved today via specialized languages and graphical formalisms. The underlying semantics of these representations is key to the application of rigorous methods to capture the real intent of the design and to offer a framework where properties of the design can be assessed. At the same time, the expressive power of the language is important to serve a wide variety of designers and design applications. For example, within general-purpose languages, SystemC – a class library with hardware semantics – has shown to be a viable extension to C++ to capture hardware components in an object-oriented fashion.

System architectures have changed significantly over the last two decades, to exploit the growth and diversification of the underlying semiconductor technology. As a result of the limited growth of clock operational frequencies and the wide availability of devices due to downscaling, multiprocessor architectures with significant on-chip memory (or low-latency off-chip memory) are dominating the market. Indeed, multiprocessing fits the need of realizing systems with limited energy consumption, thus avoiding thermal and dark silicon issues. Codesign in a multiprocessing environment provides major challenges, such as exploration of the design space and of parametric choices that can maximize the return of distributed software applications. Design and optimization require often cross-layer techniques that can span various modeling abstractions and operate on the tuning of various system aspects concurrently.

Much research emphasis on memory architectures has been fueled both by the need to handle big data “in proximity” as well as by the availability of novel memory technologies including their physical stacking. It is important to remark that this problem is not only a hardware design problem, as the potential beneficial use of memory hierarchies affects system and software design. By the same token, on-chip communication has evolved to *networks-on-chips* (NoCs), which encompass various structured interconnect schemes leveraging data packetization and routing. NoC design within multiprocessing systems requires the use of specific design techniques to match hardware structures realizing the network architecture to their operational protocols that are often programmable and specified in software.

Many design tools have been proposed to synthesize, partition, and optimize systems. In the recent years, the use of programmable processor cores (e.g., ARM) as black boxes within multiprocessing systems has led to a specific focus on both memory and communication synthesis and optimization. Conversely, the search for energy-performance optimal computational engines has led to *application-specific instruction-set processors*. Such processors occupy a limited but strategic part of

the computing product spectrum and pose a key codesign problem. Indeed, the definition of an instruction set has been the fulcrum of codesign techniques since the invention of the digital computer. Thus, the possibility of designing and optimizing the instruction set can be viewed as searching for an optimum position of this fulcrum to balance the hardware and software cost and performance.

The selection of the functionalities to implement in hardware and of the ones in software is a system design issue that precedes HW/SW codesign. Indeed, system design can be characterized as function/architecture codesign, where function is what we wish to realize and architecture is how we are going to implement the functionality. As described above, architecture can be defined as the functional level as well. In this case, we decompose a function into a network of subfunctions. Each of this subfunction can be further decomposed until we decide to allocate the leaves of the functional decomposition to components of a hardware architecture. The hardware architecture consists of components such as processors, memories, sensors, actuators, communication entities, and specialized hardware components. Once a block of functionality is assigned to a programmable component, its implementation will be a software program running onto that component. If it is assigned to a specialized hardware, then its implementation will be a set of IP blocks, and we have a HW/SW codesign problem at hand. System design is where important decisions are taken and where it is of paramount importance to consider available components to maximize reuse. *Platform-based design* has been a major step forward in conceiving HW/SW systems that enabled the use of synthesis and verification tools with high efficiency. Indeed, a platform is a restriction of the design space.

Methods and tools for software synthesis and optimization have led to the automatic rewriting of specification in terms of the best primitives to be used by a processor. For example, ARM processors benefit from using guarded instructions, and making them explicit in software improves the compiler performance. Software analysis – in terms of execution time – is extremely important to quantify and bound delay in system design, especially in view of satisfying timing constraints for task executions. Thus, software timing analysis and verification is a key task of HW/SW codesign.

Validating system design is the most important task of all, since most digital systems are required to satisfy safety and dependability constraints. An important area is the verification of formal models that abstract parts – if not the entirety – of digital systems. Formal verification is based on choosing specific properties and checking if they are satisfied in all operational instances. Functional and timing behavior are cornerstones of verification. Often such properties are shown to hold with subsystems, and thus system composability is a key asset in proving correctness by construction. Needless to say, few systems are composable in a straightforward way, and this motivates the large research effort in verification. Large systems are often validated by semiformal techniques or by broader but weaker techniques such as simulation, emulation, and prototyping. The inherent weakness of these techniques is in asserting properties that are valid under a wide set of environmental conditions. Unfortunately, when systems fail, they often fail under unusual operating conditions.

Codesign is practiced differently in various application domains. This book covers examples such as datacenter, automotive system, video/image processing, and cyber-physical system design. The peculiarities of these domains in terms of requirements and objectives are reflected in the various ways of applying codesign modeling abstraction as well as synthesis, optimization, and verification methods.

Overall, this handbook presents a broad set of techniques that show the inherent maturity of the state of the art in hardware/software codesign.

University of California at Berkeley  
USA  
November 2016

Alberto L. Sangiovanni-Vincentelli

Institute of Electrical Engineering  
EPFL, Switzerland  
November 2016

Giovanni De Micheli



---

## Preface

Hardware/software (HW/SW) codesign was first introduced as a new design methodology for SoCs (systems-on-chip) in the early 1990s to design hardware and software concurrently with the goal to reduce the design time and cost of such systems. After more than 25 years of incessant research and development, it is now regarded as a de facto standard, and the term has become serving as an umbrella for methodologies to design complex electronic systems, even distributed embedded systems. HW/SW codesign covers the full spectrum of system design issues from initial behavior specification to final implementation. Codesign methodologies also include modeling the system behavior independently of the system architecture at a high level and exploring the design space of system architecture at the early design stage. For fast design space exploration, it is necessary to estimate the system performance and resource requirements. HW/SW cosimulation enables us to develop software before hardware implementations become available. Finally, cosynthesis denoting the process of automatically synthesizing hardware components as well as software from a given specification for implementation on a target platform and including also the interfaces for communication between hardware components and processors belongs to the key problems attacked by codesign.

In spite of its significance and usefulness, we discovered that it is quite difficult to understand and learn about its benefits and full impact on real system design, particularly because there did not exist any book or reference on HW/SW codesign until the time of writing this book. Thus, it is our great pleasure to edit this handbook, quenching the thirst for the reference. In this book, we present to you the core issues of hardware/software codesign and key techniques in the design flow. In addition, selected codesign tools and design environments are described as well as case studies that demonstrate the usefulness of HW/SW codesign. This book will be updated regularly to follow the progress of design techniques and introduce commercial as well as research design tools available for our readers. It is meant to serve as a reference not only to interested researchers and engineers in the field but

equally to students. We hope you all will grasp the wide spectrum of subjects that belong to HW/SW codesign and get most benefits out of it for your system design and related optimization problems.

Department of Computer Science and Engineering  
Seoul National University  
Gwanak-ro 1, Gwanak-gu  
Seoul, Korea  
June 2017

Soonhoi Ha

Department of Computer Science  
Friedrich-Alexander-Universität  
Erlangen-Nürnberg (FAU)  
Cauerstr. 11  
Erlangen, Germany  
June 2017

Jürgen Teich

---

# Contents

## Volume 1

<b>Part I</b>	<b>Introduction to Hardware/Software Codesign .....</b>	<b>1</b>
<b>1</b>	<b>Introduction to Hardware/Software Codesign .....</b>	<b>3</b>
	Soonhoi Ha, Jürgen Teich, Christian Haubelt, Michael Glaß, Tulika Mitra, Rainer Dömer, Petru Eles, Aviral Shrivastava, Andreas Gerstlauer, and Shuvra S. Bhattacharyya	
<b>Part II</b>	<b>Models and Languages for Codesign.....</b>	<b>27</b>
<b>2</b>	<b>Quartz: A Synchronous Language for Model-Based Design of Reactive Embedded Systems .....</b>	<b>29</b>
	Klaus Schneider and Jens Brandt	
<b>3</b>	<b>SysteMoC: A Data-Flow Programming Language for Codesign ...</b>	<b>59</b>
	Joachim Falk, Christian Haubelt, Jürgen Teich, and Christian Zebelein	
<b>4</b>	<b>ForSyDe: System Design Using a Functional Language and Models of Computation .....</b>	<b>99</b>
	Ingo Sander, Axel Jantsch, and Seyed-Hosein Attarzadeh-Niaki	
<b>5</b>	<b>Modeling Hardware/Software Embedded Systems with UML/MARTE: A Single-Source Design Approach .....</b>	<b>141</b>
	Fernando Herrera, Julio Medina, and Eugenio Villar	
<b>Part III</b>	<b>Design Space Exploration .....</b>	<b>187</b>
<b>6</b>	<b>Optimization Strategies in Design Space Exploration .....</b>	<b>189</b>
	Jacopo Panerati, Donatella Sciuto, and Giovanni Beltrame	
<b>7</b>	<b>Hybrid Optimization Techniques for System-Level Design Space Exploration .....</b>	<b>217</b>
	Michael Glaß, Jürgen Teich, Martin Lukasiewicz, and Felix Reimann	

<b>8</b>	<b>Architecture and Cross-Layer Design Space Exploration</b> . . . . .	<b>247</b>
	Santanu Sarma and Nikil Dutt	
<b>9</b>	<b>Scenario-Based Design Space Exploration</b> . . . . .	<b>271</b>
	Andy Pimentel and Peter van Stralen	
<b>10</b>	<b>Design Space Exploration and Run-Time Adaptation for Multicore Resource Management Under Performance and Power Constraints</b> . . . . .	<b>301</b>
	Santiago Pagani, Muhammad Shafique, and Jörg Henkel	
<b>Part IV</b>	<b>Processor, Memory, and Communication Architecture Design</b> . . . . .	<b>333</b>
<b>11</b>	<b>Reconfigurable Architectures</b> . . . . .	<b>335</b>
	Mansureh Shahraki Moghaddam, Jae-Min Cho, and Kiyoungh Choi	
<b>12</b>	<b>Application-Specific Processors</b> . . . . .	<b>377</b>
	Tulika Mitra	
<b>13</b>	<b>Memory Architectures</b> . . . . .	<b>411</b>
	Preeti Ranjan Panda	
<b>14</b>	<b>Emerging and Nonvolatile Memory</b> . . . . .	<b>443</b>
	Chun Jason Xue	
<b>15</b>	<b>Network-on-Chip Design</b> . . . . .	<b>461</b>
	Haseeb Bokhari and Sri Parameswaran	
<b>16</b>	<b>NoC-Based Multiprocessor Architecture for Mixed-Time-Criticality Applications</b> . . . . .	<b>491</b>
	Kees Goossens, Martijn Koedam, Andrew Nelson, Shubhendu Sinha, Sven Goossens, Yonghui Li, Gabriela Breaban, Reinier van Kampenhout, Rasool Tavakoli, Juan Valencia, Hadi Ahmadi Balef, Benny Akesson, Sander Stuijk, Marc Geilen, Dip Goswami, and Majid Nabi	
<b>Part V</b>	<b>Hardware/Software Cosimulation and Prototyping</b> . . . . .	<b>531</b>
<b>17</b>	<b>Parallel Simulation</b> . . . . .	<b>533</b>
	Rainer Dömer, Guantao Liu, and Tim Schmidt	
<b>18</b>	<b>Multiprocessor System-on-Chip Prototyping Using Dynamic Binary Translation</b> . . . . .	<b>565</b>
	Frédéric Pétrot, Luc Michel, and Clément Deschamps	
<b>19</b>	<b>Host-Compiled Simulation</b> . . . . .	<b>593</b>
	Daniel Mueller-Gritschneider and Andreas Gerstlauer	

<b>20</b>	<b>Precise Software Timing Simulation Considering Execution Contexts</b> .....	<b>621</b>
	Oliver Bringmann, Sebastian Ottlik, and Alexander Viehl	

## Volume 2

<b>Part VI</b>	<b>Performance Estimation, Analysis, and Verification</b> .....	<b>653</b>
----------------	---	------------

<b>21</b>	<b>Timing Models for Fast Embedded Software Performance Analysis</b> .....	<b>655</b>
	Oliver Bringmann, Christoph Gerum, and Sebastian Ottlik	
<b>22</b>	<b>Semiformal Assertion-Based Verification of Hardware/Software Systems in a Model-Driven Design Framework</b> .....	<b>683</b>
	Graziano Pravadelli, Davide Quaglia, Sara Vinco, and Franco Fummi	
<b>23</b>	<b>CPA: Compositional Performance Analysis</b> .....	<b>721</b>
	Robin Hofmann, Leonie Ahrendts, and Rolf Ernst	
<b>24</b>	<b>Networked Real-Time Embedded Systems</b> .....	<b>753</b>
	Haibo Zeng, Prachi Joshi, Daniel Thiele, Jonas Diemer, Philip Axer, Rolf Ernst, and Petru Eles	

<b>Part VII</b>	<b>Hardware/Software Compilation and Synthesis</b> .....	<b>793</b>
-----------------	--	------------

<b>25</b>	<b>Hardware-Aware Compilation</b> .....	<b>795</b>
	Aviral Shrivastava and Jian Cai	
<b>26</b>	<b>Memory-Aware Optimization of Embedded Software for Multiple Objectives</b> .....	<b>829</b>
	Peter Marwedel, Heiko Falk, and Olaf Neugebauer	
<b>27</b>	<b>Microarchitecture-Level SoC Design</b> .....	<b>867</b>
	Young-Hwan Park, Amin Khajeh, Jun Yong Shin, Fadi Kurdahi, Ahmed Eltawil, and Nikil Dutt	

<b>Part VIII</b>	<b>Codesign Tools and Environment</b> .....	<b>915</b>
------------------	---	------------

<b>28</b>	<b>MAPS: A Software Development Environment for Embedded Multicore Applications</b> .....	<b>917</b>
	Rainer Leupers, Miguel Angel Aguilar, Juan Fernando Eusse, Jeronimo Castrillon, and Weihua Sheng	
<b>29</b>	<b>HOPES: Programming Platform Approach for Embedded Systems Design</b> .....	<b>951</b>
	Soonhoi Ha and Hanwoong Jung	

<b>30</b>	<b>DAEDALUS: System-Level Design Methodology for Streaming Multiprocessor Embedded Systems on Chips</b>	<b>983</b>
	Todor Stefanov, Andy Pimentel, and Hristo Nikolov	
<b>31</b>	<b>SCE: System-on-Chip Environment</b>	<b>1019</b>
	Gunar Schirner, Andreas Gerstlauer, and Rainer Dömer	
<b>32</b>	<b>Metamodeling and Code Generation in the Hardware/Software Interface Domain</b>	<b>1051</b>
	Wolfgang Ecker and Johannes Schreiner	
<b>33</b>	<b>Hardware/Software Codesign Across Many Cadence Technologies</b>	<b>1093</b>
	Grant Martin, Frank Schirrmeister, and Yosinori Watanabe	
<b>34</b>	<b>Synopsys Virtual Prototyping for Software Development and Early Architecture Analysis</b>	<b>1127</b>
	Tim Kogel	
<b>Part IX</b>	<b>Applications and Case Studies</b>	<b>1161</b>
<b>35</b>	<b>Joint Computing and Electric Systems Optimization for Green Datacenters</b>	<b>1163</b>
	Ali Pahlevan, Maurizio Rossi, Pablo G. Del Valle, Davide Brunelli, and David Atienza	
<b>36</b>	<b>The DSPCAD Framework for Modeling and Synthesis of Signal Processing Systems</b>	<b>1185</b>
	Shuoxin Lin, Yanzhou Liu, Kyunghun Lee, Lin Li, William Plishker, and Shuvra S. Bhattacharyya	
<b>37</b>	<b>Control/Architecture Codesign for Cyber-Physical Systems</b>	<b>1221</b>
	Wanli Chang, Licong Zhang, Debayan Roy, and Samarjit Chakraborty	
<b>38</b>	<b>Wireless Sensor Networks</b>	<b>1261</b>
	Mihai Teodor Lazarescu and Luciano Lavagno	
<b>39</b>	<b>Codesign Case Study on Transport-Triggered Architectures</b>	<b>1303</b>
	Jarmo Takala, Pekka Jääskeläinen, and Teemu Pitkänen	
<b>40</b>	<b>Embedded Computer Vision</b>	<b>1339</b>
	Marilyn Wolf	
<b>Index</b>		<b>1353</b>

---

## About the Editors



### **Soonhoi Ha**

Department of Computer Science and Engineering  
Seoul National University  
Gwanak-ro 1, Gwanak-gu  
Seoul, Korea

**Soonhoi Ha** received the B.S. and M.S. degrees in Electronics Engineering from Seoul National University, Seoul, Korea, in 1985 and 1987, respectively, and the Ph.D. degree in Electrical Engineering and Computer Science from the University of California at Berkeley, Berkeley, CA, USA, in 1992. He is currently a professor with Seoul National University. His current research interests include HW/SW codesign of embedded systems, system simulation, and robust embedded software design. Prof. Ha has actively participated in the premier international conferences in the EDA area, serving CODES+ISSS 2006, ASP-DAC 2008, and ESTIMedia 2005–2006 as the program cochair and ESWeek 2017 as the vice general chair. He is an IEEE Fellow and a member of ACM.



### **Jürgen Teich**

Department of Computer Science  
Friedrich-Alexander-Universität  
Erlangen-Nürnberg (FAU)  
Cauerstr. 11  
Erlangen, Germany

**Jürgen Teich** is with Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU), Germany, where he is directing the Chair for Hardware/Software Codesign since 2003. He received the M.S. degree (Dipl.-Ing.; with honors) from the University of Kaiserslautern, Germany, in 1989 and the Ph.D. degree (Dr.-Ing.; summa cum laude) from the University of Saarland, Saarbrücken, Germany, in 1993.

Prof. Teich has organized various ACM/IEEE conferences/symposia as program chair including CODES+ISSS 2007, FPL 2008, ASAP 2010, and DATE 2016. He also serves as the vice general chair of DATE 2018 as well as in the editorial board of scientific journals including *ACM TODAES*, *IEEE Design and Test*, and *JES*. He has edited two textbooks on hardware/software codesign (Springer).

Since 2010, he has also been the principal coordinator of the Transregional Research Center 89 “Invasive Computing” on multicore research funded by the German Research Foundation (DFG). Since 2011, he is a member of Academia Europaea, the Academy of Europe.



---

## Section Editors

---

### Part I: Introduction to Hardware/Software Codesign



**Soonhoi Ha** Department of Computer Science and Engineering, Seoul National University, Gwanak-gu, Seoul, Korea  
sha@snu.ac.kr

---

### Part II: Models and Languages for Codesign



**Christian Haubelt** Institute of Applied Microelectronics and Computer Engineering, University of Rostock, Rostock, Germany  
christian.haubelt@uni-rostock.de

### **Part III: Design Space Exploration**



**Michael Glass** Institute of Embedded Systems/Real-Time Systems at Ulm University, Ulm, Germany  
michael.glass@uni-ulm.de

---

### **Part IV: Processor, Memory, and Communication Architecture Design**



**Tulika Mitra** Department of Computer Science, School of Computing, National University of Singapore, Singapore, Singapore  
tulika@comp.nus.edu.sg

---

## Part V: Hardware/Software Cosimulation and Prototyping



**Rainer Dömer** Center for Embedded and Cyber-physical Systems, Department of Electrical Engineering and Computer Science, The Henry Samueli School of Engineering, University of California at Irvine, Irvine, CA, USA  
doemer@uci.edu

---

## Part VI: Performance Estimation, Analysis, and Verification



**Petru Eles** Department of Computer and Information Science, Linköping University, Linköping, Sweden  
petru.eles@liu.se

## Part VII: Hardware/Software Compilation and Synthesis



**Aviral Shrivastava** School of Computing, Informatics and Decision Systems Engineering, Arizona State University, Tempe, USA  
aviral.shrivastava@asu.edu

---

## Part VIII: Codesign Tools and Environment



**Andreas Gerstlauer** Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX, USA  
gerstl@ece.utexas.edu

## Part IX: Applications and Case Studies



**Shuvra Bhattacharyya** Department of Electrical and Computer Engineering and  
Institute for Advanced Computer Studies, University of Maryland, College Park,  
USA

Department of Pervasive Computing, Tampere University of Technology, Tampere,  
Finland

ssb@umd.edu

---

## Contributors

**Miguel Angel Aguilar** Institute for Communication Technologies and Embedded Systems, RWTH Aachen University, Aachen, Germany

**Leonie Ahrendts** Institute of Computer and Network Engineering, Technical University Braunschweig, Braunschweig, Germany

**Benny Akesson** Eindhoven University of Technology, Eindhoven, The Netherlands

**David Atienza** Embedded Systems Laboratory (ESL), EPFL, Lausanne, Switzerland

**Seyed-Hosein Attarzadeh-Niaki** Shahid Beheshti University (SBU), Tehran, Iran

**Philip Axer** NXP Semiconductors, Hamburg, Germany

**Hadi Ahmadi Balef** Eindhoven University of Technology, Eindhoven, The Netherlands

**Giovanni Beltrame** Polytechnique Montréal, Montreal, QC, Canada

**Shuvra S. Bhattacharyya** Department of Electrical and Computer Engineering and Institute for Advanced Computer Studies, University of Maryland, College Park, MD, USA

Department of Pervasive Computing, Tampere University of Technology, Tampere, Finland

**Haseeb Bokhari** University of New South Wales (UNSW), Sydney, NSW, Australia

**Jens Brandt** Faculty of Electrical Engineering and Computer Science, Hochschule Niederrhein, Krefeld, Germany

**Gabriela Breaban** Eindhoven University of Technology, Eindhoven, The Netherlands

**Oliver Bringmann** Wilhelm-Schickard-Institut, University of Tübingen, Tübingen, Germany

Embedded Systems, University of Tübingen, Tübingen, Germany

**Davide Brunelli** Department of Industrial Engineering, University of Trento, Trento, Italy

**Jian Cai** Arizona State University, Tempe, AZ, USA

**Jeronimo Castrillon** Center for Advancing Electronics Dresden, TU Dresden, Dresden, Germany

**Samarjit Chakraborty** TU Munich, Munich, Germany

**Wanli Chang** Singapore Institute of Technology, Singapore, Singapore

**Jae-Min Cho** Department of Electrical and Computer Engineering, Seoul National University, Seoul, Korea

**Kiyoung Choi** Department of Electrical and Computer Engineering, Seoul National University, Seoul, Korea

**Pablo G. Del Valle** Embedded Systems Laboratory (ESL), EPFL, Lausanne, Switzerland

**Clément Deschamps** Antfield SAS, Grenoble, France

**Jonas Diemer** Symtavision, Braunschweig, Germany

**Rainer Dömer** Center for Embedded and Cyber-Physical Systems, Department of Electrical Engineering and Computer Science, The Henry Samueli School of Engineering, University of California, Irvine, CA, USA

**Nikil Dutt** Center for Embedded and Cyber-Physical Systems, University of California Irvine, Irvine, CA, USA

**Wolfgang Ecker** Infineon Technologies AG, Neubiberg, Germany

**Petru Eles** Department of Computer and Information Science, Linköping University, Linköping, Sweden

**Ahmed Eltawil** Center for Embedded and Cyber-Physical Systems, University of California Irvine, Irvine, CA, USA

**Rolf Ernst** Institute of Computer and Network Engineering, Technical University Braunschweig, Braunschweig, Germany

**Juan Fernando Eusse** Institute for Communication Technologies and Embedded Systems, RWTH Aachen University, Aachen, Germany

**Heiko Falk** Institute of Embedded Systems, Hamburg University of Technology, Hamburg, Germany

**Joachim Falk** Department of Computer Science, Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU), Erlangen, Germany

**Franco Fummi** Università di Verona, Verona, Italy

**Marc Geilen** Eindhoven University of Technology, Eindhoven, The Netherlands

**Andreas Gerstlauer** Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX, USA

**Christoph Gerum** Embedded Systems, University of Tübingen, Tübingen, Germany

**Michael Glaß** Institute of Embedded Systems/Real-Time Systems at Ulm University, Ulm, Germany

**Kees Goossens** Eindhoven University of Technology, Eindhoven, The Netherlands

**Sven Goossens** Eindhoven University of Technology, Eindhoven, The Netherlands

**Dip Goswami** Eindhoven University of Technology, Eindhoven, The Netherlands

**Soonhoi Ha** Department of Computer Science and Engineering, Seoul National University, Gwanak-gu, Seoul, Korea

**Christian Haubelt** Department of Computer Science and Electrical Engineering, Institute of Applied Microelectronics and Computer Engineering, University of Rostock, Rostock, Germany

**Jörg Henkel** Chair for Embedded Systems (CES), Karlsruhe Institute of Technology (KIT), Karlsruhe, Germany

**Fernando Herrera** GESE Group, TEISA Department, ETSIT, Universidad de Cantabria, Santander, Cantabria, Spain

**Robin Hofmann** Institute of Computer and Network Engineering, Technical University Braunschweig, Braunschweig, Germany

**Pekka Jääskeläinen** Tampere University of Technology, Tampere, Finland

**Axel Jantsch** Vienna University of Technology, Vienna, Austria

**Prachi Joshi** Department of Electrical and Computer Engineering, Virginia Tech, Blacksburg, VA, USA

**Hanwoong Jung** Seoul National University, Gwanak-gu, Seoul, Korea

**Amin Khajeh** Broadcom Corp., San Jose, CA, USA

**Martijn Koedam** Eindhoven University of Technology, Eindhoven, The Netherlands

**Tim Kogel** Synopsys, Inc., Aachen, Germany

**Fadi Kurdahi** Center for Embedded and Cyber-Physical Systems, University of California Irvine, Irvine, CA, USA

**Luciano Lavagno** Politecnico di Torino, Torino, Italy

**Mihai Teodor Lazarescu** Politecnico di Torino, Torino, Italy



**Kyunghun Lee** Department of Electrical and Computer Engineering, University of Maryland, College Park, MD, USA

**Rainer Leupers** Institute for Communication Technologies and Embedded Systems, RWTH Aachen University, Aachen, Germany

**Lin Li** Department of Electrical and Computer Engineering, University of Maryland, College Park, MD, USA

**Yonghui Li** Eindhoven University of Technology, Eindhoven, The Netherlands

**Shuoxin Lin** Department of Electrical and Computer Engineering, University of Maryland, College Park, MD, USA

**Guantao Liu** Center for Embedded and Cyber-Physical Systems, University of California, Irvine, CA, USA

**Yanzhou Liu** Department of Electrical and Computer Engineering, University of Maryland, College Park, MD, USA

**Martin Lukaszewicz** Robert Bosch GmbH, Corporate Research, Renningen, Germany

**Grant Martin** Cadence Design Systems, San Jose, CA, USA

**Peter Marwedel** Computer Science, TU Dortmund University, Dortmund, Germany

**Julio Medina** Software Engineering and Real-Time Group, University of Cantabria, Santander, Cantabria, Spain

**Luc Michel** Antfield SAS, Grenoble, France

**Tulika Mitra** Department of Computer Science, School of Computing, National University of Singapore, Singapore, Singapore

**Daniel Mueller-Gritschneider** Department of Electrical and Computer Engineering, Technical University of Munich, Munich, Germany

**Majid Nabi** Eindhoven University of Technology, Eindhoven, The Netherlands

**Andrew Nelson** Eindhoven University of Technology, Eindhoven, The Netherlands

**Olaf Neugebauer** Computer Science, TU Dortmund University, Dortmund, Germany

**Hristo Nikolov** Leiden University, Leiden, The Netherlands

**Sebastian Ottlik** Microelectronic System Design, FZI Research Center for Information Technology, Karlsruhe, Germany

**Santiago Pagani** Chair for Embedded Systems (CES), Karlsruhe Institute of Technology (KIT), Karlsruhe, Germany

**Ali Pahlevan** Embedded Systems Laboratory (ESL), EPFL, Lausanne, Switzerland

**Preeti Ranjan Panda** Department of Computer Science and Engineering, Indian Institute of Technology Delhi, New Delhi, India

**Jacopo Panerati** Polytechnique Montréal, Montreal, QC, Canada

**Sri Parameswaran** University of New South Wales (UNSW), Sydney, NSW, Australia

**Young-Hwan Park** Digital Media and Communications R&D Center, Samsung Electronics, Seoul, Korea

**Frédéric Pétrot** Université de Grenoble Alpes, Grenoble, France

**Andy Pimentel** University of Amsterdam, Amsterdam, The Netherlands

**Teemu Pitkänen** Ajat Oy, Espoo, Finland

**William Plishker** Department of Electrical and Computer Engineering, University of Maryland, College Park, MD, USA

**Graziano Pravadelli** Università di Verona, Verona, Italy

**Davide Quaglia** Università di Verona, Verona, Italy

**Felix Reimann** Audi Electronics Venture GmbH, Gaimersheim, Germany

**Maurizio Rossi** Department of Industrial Engineering, University of Trento, Trento, Italy

**Debyan Roy** TU Munich, Munich, Germany

**Ingo Sander** KTH Royal Institute of Technology, Stockholm, Sweden

**Santanu Sarma** University of California Irvine, Irvine, CA, USA

**Gunar Schirner** Department of Electrical and Computer Engineering, Northeastern University, Boston, MA, USA

**Frank Schirrmeister** Cadence Design Systems, San Jose, CA, USA

**Tim Schmidt** Center for Embedded and Cyber-Physical Systems, University of California, Irvine, CA, USA

**Klaus Schneider** Embedded Systems Group, University of Kaiserslautern, Kaiserslautern, Germany

**Johannes Schreiner** Infineon Technologies AG, Neubiberg, Germany

**Donatella Sciuto** Politecnico di Milano, Milano, Italy

**Muhammad Shafique** Chair for Embedded Systems (CES), Karlsruhe Institute of Technology (KIT), Karlsruhe, Germany

**Mansureh Shahraki Moghaddam** Department of Electrical and Computer Engineering, Seoul National University, Seoul, Korea

**Weihua Sheng** Silexica GmbH, Köln, Germany

**Jun Yong Shin** Center for Embedded and Cyber-Physical Systems, University of California Irvine, Irvine, CA, USA

**Aviral Shrivastava** School of Computing, Informatics and Decision Systems Engineering, Arizona State University, Tempe, AZ, USA

**Shubhendu Sinha** Eindhoven University of Technology, Eindhoven, The Netherlands

**Todor Stefanov** Leiden University, Leiden, The Netherlands

**Sander Stuijk** Eindhoven University of Technology, Eindhoven, The Netherlands

**Jarmo Takala** Tampere University of Technology, Tampere, Finland

**Rasool Tavakoli** Eindhoven University of Technology, Eindhoven, The Netherlands

**Jürgen Teich** Department of Computer Science, Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU), Erlangen, Germany

**Daniel Thiele** Elektrobit Automotive GmbH, Erlangen, Germany

**Juan Valencia** Eindhoven University of Technology, Eindhoven, The Netherlands

**Reinier van Kampenhout** Eindhoven University of Technology, Eindhoven, The Netherlands

**Peter van Stralen** Philips Healthcare, Best, The Netherlands

**Alexander Viehl** Microelectronic System Design, FZI Research Center for Information Technology, Karlsruhe, Germany

**Eugenio Villar** GESE Group, TEISA Department, ETSIT, Universidad de Cantabria, Santander, Cantabria, Spain

**Sara Vinco** Politecnico di Torino, Turin, Italy

**Yosinori Watanabe** Cadence Design Systems, San Jose, CA, USA

**Marilyn Wolf** School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA

**Chun Jason Xue** City University of Hong Kong, Hong Kong, Hong Kong

**Christian Zebelein** Valeo Siemens eAutomotive Germany GmbH, Erlangen, Germany

**Haibo Zeng** Department of Electrical and Computer Engineering, Virginia Tech, Blacksburg, VA, USA

**Licong Zhang** TU Munich, Munich, Germany

---

## List of Acronyms

<b>6LoWPAN</b>	IPv6 over Low Power Wireless Personal Area Network
<b>ABV</b>	Assertion-Based Verification
<b>AC</b>	Alternating Current
<b>ACK</b>	Acknowledgement
<b>ADAS</b>	Advanced Driver Assistance System
<b>ADC</b>	Analog-to-Digital Converter
<b>ADF</b>	Architecture Description File
<b>ADG</b>	Approximated Dependence Graph
<b>ADL</b>	Architecture Description Language
<b>ADM</b>	Abstract Design Module
<b>ADRS</b>	Average Distance from Reference Set
<b>ADT</b>	Abstract Data Type
<b>AFDX</b>	Avionics Full-Duplex Switched Ethernet
<b>AHB</b>	Advanced High-performance Bus
<b>AIF</b>	Averest Intermediate Format
<b>ALAP</b>	As Late As Possible
<b>ALM</b>	Adaptive Logic Module
<b>ALU</b>	Arithmetic-Logic Unit
<b>ANN</b>	Artificial Neural Network
<b>APB</b>	Advanced Peripheral Bus
<b>API</b>	Application Programming Interface
<b>ARM</b>	Advanced Risc Machines
<b>ARQ</b>	Automatic Repeat Request
<b>ASAP</b>	As Soon as Possible
<b>ASCII</b>	American Standard Code for Information Interchange
<b>ASIC</b>	Application-Specific Integrated Circuit
<b>ASIP</b>	Application-Specific Instruction-set Processor
<b>ASK</b>	Amplitude Shift Key
<b>ASMBL</b>	Advanced Silicon Modular Block
<b>ASP</b>	Application-Specific Processor
<b>AST</b>	Abstract Syntax Tree
<b>AT</b>	Approximately Timed

---

<b>AT-BP</b>	Approximately Timed Base Protocol
<b>AV</b>	Architects View
<b>AVB</b>	Audio/Video Bridging
<b>AXI</b>	Advanced eXtensible Interface
<b>BB</b>	Basic Block
<b>BCET</b>	Best-Case Execution Time
<b>BCRT</b>	Best-Case Response Time
<b>BD</b>	Budget Descriptor
<b>BDF</b>	Boolean Data Flow
<b>BER</b>	Bit Error Rate
<b>BERET</b>	Bundled Execution of REcurring Traces
<b>BFD</b>	Best-Fit-Decreasing
<b>BFM</b>	Bus-Functional Model
<b>BIST</b>	Built-In Self-Test
<b>BLB</b>	Bit Lock Block
<b>BLM</b>	Block-Level Model
<b>BLS</b>	Binary-Level Simulation
<b>BNF</b>	Backus-Naur Form
<b>BOM</b>	Bill of Materials
<b>BPSK</b>	Binary PSK
<b>BRF</b>	Bypass Register File
<b>BSP</b>	Board Support Package
<b>BTB</b>	Branch Target Buffer
<b>CA</b>	Cycle Accurate
<b>CAD</b>	Computer-Aided Design
<b>CAL</b>	Cal Actor Language
<b>CAN</b>	Controller Area Network
<b>CCA</b>	Configurable Compute Accelerator
<b>CC</b>	Communication Controller
<b>CCE</b>	Configuration Cache Element
<b>CCSP</b>	Credit-Controlled Static Priority
<b>CDC</b>	Clock Domain Crossing
<b>CDFG</b>	Control-/Data-Flow Graph
<b>CDMA</b>	Code Division Multiple Access
<b>CE</b>	Communication Element
<b>CFDF</b>	Core Functional Data Flow
<b>CFG</b>	Control-Flow Graph
<b>CFU</b>	Custom Functional Unit
<b>CGA</b>	Coarse-Grained Array
<b>CG</b>	Call Graph
<b>CGRA</b>	Coarse Grained Reconfigurable Architecture
<b>CIC</b>	Common Intermediate Code
<b>CIL</b>	Compiler-In-the-Loop
<b>CIM</b>	Computation Independent Model
<b>CIS</b>	Custom Instruction-Set

---

<b>CLB</b>	Configurable Logic Block
<b>CLDSE</b>	Cross-Layer Design Space Exploration
<b>CM</b>	Communication Memory
<b>CMOS</b>	Complementary Metal-Oxide-Semiconductor
<b>CMP</b>	Chip Multi-Processor
<b>CNN</b>	Convolutional Neural Network
<b>CORDIC</b>	COordinate Rotational DIgital Computer
<b>CVMP</b>	Correlation-aware VM Placement
<b>COTS</b>	Commercial/Components Off-The-Shelf
<b>CPA</b>	Compositional Performance Analysis
<b>CPF</b>	Common Power Format
<b>CPN</b>	C for Process Networks
<b>CPS</b>	Cyber-Physical System
<b>CPU</b>	Central Processing Unit
<b>CRAC</b>	Computer Room Air Conditioning
<b>CRC</b>	Cyclic Redundancy Check
<b>CRPD</b>	Cache-Related Preemption Delay
<b>CSDF</b>	Cyclo-Static Data Flow
<b>CSMA/CD</b>	Carrier Sense Multiple Access/Collision Detection
<b>CTI</b>	Charge Transfer Interconnect
<b>CTL</b>	Computation Tree Logic
<b>CUDA</b>	Compute Unified Device Architecture
<b>CV</b>	Computer Vision
<b>D2H</b>	Device-to-Host
<b>DAG</b>	Directed Acyclic Graph
<b>DB</b>	Database
<b>DBT</b>	Dynamic Binary Translation
<b>DC</b>	Direct Current
<b>DCG</b>	Dynamic Call Graph
<b>DCT</b>	Discrete Cosine Transform
<b>DDF</b>	Dennis Data Flow
<b>DDR</b>	Double Data Rate
<b>DE</b>	Discrete Event
<b>DES</b>	Discrete Event Simulation
<b>DFG</b>	Data-Flow Graph/Dependence-Flow Graph
<b>DFT</b>	Discrete Fourier Transform
<b>DICE</b>	DSPCAD Integrative Command Line Environment
<b>DIF</b>	Decimation-in-Frequency/Data-flow Interchange Format
<b>DISC</b>	Dynamic Instruction-Set Computer
<b>DIT</b>	Decimation-in-Time
<b>DLMB</b>	Data Local Memory Bus
<b>DLP</b>	Data-Level Parallelism
<b>DMA</b>	Direct Memory Access
<b>DMAMEM</b>	DMA Memory
<b>DMEM</b>	Data Memory

---

<b>DMI</b>	Direct Memory Interface
<b>DoD</b>	Depth-of-Discharge
<b>DoE</b>	Design of Experiments
<b>DOR</b>	Dimension Ordered Routing
<b>DP</b>	Dynamic Programming
<b>DPLL</b>	Davis-Putnam-Logemann-Loveland
<b>DPM</b>	Dynamic Power Management
<b>DPR</b>	Dynamic Partial Reconfiguration
<b>DRAA</b>	Dynamically Reconfigurable ALU Array
<b>DRAM</b>	Dynamic Random-Access Memory
<b>DRESC</b>	Dynamically Reconfigurable Embedded System Compiler
<b>DSE</b>	Design Space Exploration
<b>DSL</b>	Domain-Specific Language
<b>DSML</b>	Domain-Specific Modeling Language
<b>DSO</b>	Distribution System Operator
<b>DSP</b>	Digital Signal Processor/Digital Signal Processing
<b>DTA</b>	Dynamic Timing Analysis
<b>DTM</b>	Dynamic Thermal Management
<b>DUT</b>	Design Under Test
<b>DUV</b>	Design Under Verification
<b>DVFS</b>	Dynamic Voltage and Frequency Scaling
<b>DVS</b>	Dynamic Voltage Scaling
<b>DWM</b>	Domain Wall Memory
<b>DWT</b>	Discrete Wavelet Transform
<b>EA</b>	Evolutionary Algorithm
<b>EBNF</b>	Extended Backus-Naur Form
<b>ECO</b>	Engineering Change Order
<b>ECU</b>	Electronic Control Unit
<b>EDA</b>	Electronic Design Automation
<b>EDF</b>	Earliest Deadline First
<b>EDP</b>	Energy-Delay Product
<b>EDSP</b>	Energy-Delay Square Product
<b>E/E</b>	Electric and Electronic
<b>EEPROM</b>	Electrically Erasable Programmable Read-Only Memory
<b>EFSM</b>	Extended Finite-State Machine
<b>EGRA</b>	Expression Grained Reconfigurable Array
<b>ELF</b>	Executable and Linkable Format
<b>EMB</b>	Electro-Mechanical Brake
<b>EMF</b>	Eclipse Modeling-Framework
<b>EML</b>	Execution Modeling Level
<b>EMS</b>	Edge Centric Modulo Scheduling
<b>EOH</b>	Extremal Optimization meta-Heuristic
<b>ES</b>	Embedded System
<b>ESL</b>	Electronic System Level
<b>ESS</b>	Energy Storage Systems

---

<b>ET</b>	Event-Triggered/Execution Time
<b>ETSCH</b>	Extended TSCH
<b>EWFD</b>	Equally-Worst-Fit-Decreasing
<b>FBSP</b>	Frame-Based Static Priority
<b>FCFS</b>	First-Come First-Serve
<b>FDS</b>	Force-Directed Scheduling
<b>FeRAM</b>	Ferro-electric Random-Access Memory
<b>FFT</b>	Fast Fourier Transform
<b>FIFO</b>	First-In First-Out
<b>FIR</b>	Finite Impulse Response
<b>ForSyDe</b>	Formal System Design
<b>FPGA</b>	Field-Programmable Gate Array
<b>FS</b>	Feature Selection
<b>FSM</b>	Finite State Machine
<b>FTDMA</b>	Flexible Time Division Multiple Access
<b>FT</b>	Fast Timed
<b>FunState</b>	Functions Driven by State Machines
<b>GA</b>	Genetic Algorithm
<b>GALS</b>	Globally Asynchronous Locally Synchronous
<b>GCC</b>	GNU Compiler Collection
<b>GFRBM</b>	Generic File Reader Bus Master
<b>GIPS</b>	Giga-Instruction Per Second
<b>GLV</b>	Graph-Level Vectorization
<b>GME</b>	Generic Modeling Environment
<b>GOPS</b>	Giga Operations Per Second
<b>GPGPU</b>	General-Purpose computing on Graphics Processing Units
<b>GPIO</b>	General-Purpose Input/Output-pin
<b>GPP</b>	General-Purpose Processor
<b>GPRS</b>	General Packet Radio Service
<b>GPT</b>	General-Purpose Timer
<b>GPU</b>	Graphics Processing Unit
<b>GUI</b>	Graphical User Interface
<b>H2D</b>	Host-to-Device
<b>HAL</b>	Hardware Abstraction Layer
<b>HAPS</b>	High-performance ASIC Prototyping System
<b>HDB</b>	Hardware Database
<b>HDL</b>	Hardware Description Language
<b>HDS</b>	Hardware-Dependent Software
<b>HES</b>	Hybrid Electric Systems
<b>HLS</b>	High-Level Synthesis
<b>HMP</b>	Heterogeneous Multi-core Processor
<b>HPC</b>	Horizontally Partitioned Cache
<b>HRM</b>	Hardware Resource Modeling
<b>HSCD</b>	Hardware/Software Codesign
<b>HSDF</b>	Homogeneous (Synchronous) Data Flow



---

<b>HTML</b>	Hypertext Markup Language
<b>HVL</b>	Hardware Verification Language
<b>HW</b>	Hardware
<b>I2C</b>	Inter-Integrated Circuit
<b>ICFG</b>	Interprocedural Control-Flow Graph
<b>ICT</b>	Information and Communications Technology
<b>ICU</b>	Input Capture Unit
<b>IDC</b>	Inquisitive Defect Cache
<b>IDE</b>	Integrated Development Environment
<b>ID</b>	Identifier
<b>IEEE</b>	Institute of Electrical and Electronics Engineers
<b>II</b>	Initiation Interval
<b>ILMB</b>	Instruction Local Memory Bus
<b>ILP</b>	Integer Linear Program/Instruction-Level Parallelism
<b>IMEM</b>	Instruction Memory
<b>IMS</b>	Iterative Modulo Scheduling
<b>IOE</b>	I/O Element
<b>I/O</b>	Input/Output
<b>IoT</b>	Internet of Things
<b>IPC</b>	Inter-Process Communication/Instructions Per Cycle
<b>IP</b>	Intellectual Property
<b>IPB</b>	Intellectual Property Block
<b>IPM</b>	Intellectual Property Module
<b>IPS</b>	Instruction Per Second
<b>IR</b>	Intermediate Representation
<b>ISA</b>	Instruction-Set Architecture
<b>ISEF</b>	Stretch Instruction-Set Extension Fabric
<b>ISR</b>	Interrupt Service Routine
<b>ISS</b>	Instruction-Set Simulator
<b>IT</b>	Information Technology
<b>ITRS</b>	International Technology Roadmap for Semiconductors
<b>ITS</b>	Individual Test Subdirectory
<b>JPEG</b>	Joint Photographic Experts Group
<b>JSON</b>	JavaScript Object Notation
<b>JTAG</b>	Joint Test Action Group
<b>KPN</b>	Kahn Process Network
<b>LAB</b>	Logic Array Block
<b>LCS</b>	Live Cache States
<b>LE</b>	Logic Element
<b>LIDE</b>	Lightweight Data-flow Environment
<b>LIN</b>	Local Interconnect Network
<b>LISA</b>	Language for Instruction-Set Architectures
<b>LLVM</b>	Low-Level Virtual Machine
<b>LRU</b>	Least-Recently Used
<b>LS</b>	List Scheduling

---

<b>LTF</b>	Largest Task First
<b>LTL</b>	Linear Time Logic
<b>LT</b>	Loosely Timed
<b>LUT</b>	Look-Up Table
<b>M2M</b>	Model-to-Model
<b>MAC</b>	Media Access Control/Multiply-Accumulator
<b>MAPE</b>	Mean Average Percentage Error
<b>MAPS</b>	MPSoC Application Programming Studio
<b>MARTE</b>	Modeling and Analysis of Real-Time Embedded Systems
<b>MBD</b>	Model-Based Design
<b>MCO</b>	Multi-Core Optimization
<b>MCR</b>	Mode Change Request
<b>MCS</b>	Mixed-Criticality System
<b>MDA</b>	Model-Driven Architecture
<b>MDD</b>	Model-Driven Design
<b>MDP</b>	Markov Decision Process
<b>MDSDF</b>	Multi-Dimensional Synchronous Data Flow
<b>MILP</b>	Mixed Integer Linear Programming
<b>MIMO</b>	Multiple Input Multiple Output
<b>MIPS</b>	Million Instructions Per Second
<b>MIR</b>	Medical Image Registration
<b>MISO</b>	Multiple Input Single Output
<b>MJPEG</b>	Motion JPEG
<b>MLBJ</b>	Multi-Level Back Jumping
<b>MLoC</b>	Million Lines of Code
<b>MMC/SD</b>	Multimedia/Secure Digital Card
<b>MMIO</b>	Memory-Mapped I/O
<b>MMU</b>	Memory Management Unit
<b>MoC</b>	Model of Computation
<b>MOF</b>	Meta Object Facility
<b>MOSFET</b>	Metal-Oxide-Semiconductor Field-Effect Transistor
<b>MOST</b>	Media Oriented Systems Transport
<b>MPSoC</b>	Multi-Processor System-on-Chip
<b>MRRG</b>	Modulo Resource Routing Graph
<b>MTF</b>	Mean Time to Failure
<b>MTJ</b>	Magnetic Tunnel Junction
<b>MTM</b>	Mode Transition Machine
<b>NDF</b>	Non-Determinate Data Flow
<b>NFP</b>	Non-Functional Property
<b>NI</b>	Network Interface
<b>nML</b>	not a Machine Language
<b>NMOS</b>	Negative-type Metal-Oxide-Semiconductor
<b>NN</b>	Neural Network
<b>NoC</b>	Network-on-Chip
<b>NOCT</b>	Nominal Operating Cell Temperature

---

<b>NRE</b>	Non-Recurring Engineering
<b>NVIC</b>	Nested Vectored Interrupt Controller
<b>NVM</b>	Non-Volatile Memory
<b>OCL</b>	Object Constraint Language
<b>OFDM</b>	Orthogonal Frequency Dependent Multiplexing
<b>OMG</b>	Object Management Group
<b>OOO PDES</b>	Out-of-Order Parallel Discrete Event Simulation
<b>OSAL</b>	Operation Set Abstraction Layer
<b>OSCI</b>	Open SystemC Initiative
<b>OS</b>	Operating System
<b>OT</b>	Operation Table
<b>OVL</b>	Open Verification Library
<b>OVM</b>	Open Verification Methodology
<b>PAMONO</b>	Plasmon-Assisted Microscopy of Nano-Objects
<b>PB</b>	Pseudo Boolean
<b>PCI</b>	Peripheral Component Interconnect
<b>PCM</b>	Phase Change Memory
<b>PC</b>	Personal Computer
<b>PCP</b>	Peak Clustering-based Placement
<b>PDES</b>	Parallel Discrete Event Simulation
<b>PDF</b>	Probability Density Function
<b>PDU</b>	Power Distribution Unit
<b>PE</b>	Processing Element
<b>PFU</b>	Programmable Functional Unit
<b>PI</b>	Principal Investigator
<b>PIC</b>	Programmable Interrupt Controller
<b>PIM</b>	Platform Independent Model
<b>PIP</b>	Parametric Integer Programming
<b>PLB</b>	Processor Local Bus
<b>PLL</b>	Phase Locked Loop
<b>PLP</b>	Pipeline-Level Parallelism
<b>PMOS</b>	Positive-type Metal-Oxide-Semiconductor
<b>PMU</b>	Power Management Unit
<b>PNG</b>	Portable Network Graphics
<b>PN</b>	Process Network
<b>PPN</b>	Polyhedral Process Network
<b>PREESM</b>	Parallel and Real-time Embedded Executives Scheduling Method
<b>PRISC</b>	Programmable Instruction-Set Processor
<b>PSDF</b>	Parameterized Synchronous Data Flow
<b>PSK</b>	Phase Shift Keying
<b>PSL</b>	Property Specification Language
<b>PSM</b>	Program State Machine/Parameterized Sets of Modes/Platform Specific Model
<b>PSNR</b>	Peak SNR
<b>PSO</b>	Particle Swarm Optimization

---

<b>PSTC</b>	Path Segment Timing Characterization
<b>PV</b>	Photovoltaic
<b>PVT</b>	Programmers View Time
<b>PWM</b>	Pulse-Width Modulation
<b>QAM</b>	Quadrature Amplitude Modulation
<b>QEA</b>	Quantum-inspired Evolutionary Algorithm
<b>QoS</b>	Quality of Service
<b>QPSK</b>	Quadrature PSK
<b>RAM</b>	Random-Access Memory
<b>RAW</b>	Read-After-Write
<b>RCM</b>	Reconfigurable Computing Module
<b>RC</b>	Resistor-Capacitor/Reconfigurable Cell
<b>RCS</b>	Reaching Cache States
<b>RDF</b>	Random Dopant Fluctuations
<b>RFID</b>	Radio-Frequency Identification
<b>RF</b>	Register File/Radio Frequency
<b>RFTS</b>	Run Fast Then Stop
<b>RISC</b>	Reduced Instruction-Set Processor/Recoding Infrastructure for SystemC
<b>RISPP</b>	Rotating Instruction-Set Processing Platform
<b>RLD</b>	Run Length Decoding
<b>ROM</b>	Read-Only Memory
<b>RR</b>	Round Robin
<b>RRAM</b>	Resistive Random-Access Memory
<b>RSM</b>	Response Surface Modeling
<b>RST</b>	ReSevation Table
<b>RT</b>	Response Time
<b>RTC</b>	Real-Time Clock
<b>RTL</b>	Register Transfer Level
<b>RTOS</b>	Real-Time Operating System
<b>RVC</b>	Reconfigurable Video Coding
<b>SADF</b>	Scenario-Aware Data Flow
<b>SANLP</b>	Static Affine Nested Loop Program
<b>SA</b>	Simulated Annealing
<b>SAT</b>	Boolean Satisfiability
<b>SBS</b>	Sequential Backward Selection
<b>SCC</b>	Single Chip Cloud computer/Strongly Connected Component
<b>SCE</b>	System-on-Chip Environment
<b>SCML</b>	SystemC Modeling Library
<b>SDC</b>	Secure Digital Card
<b>SDF</b>	Synchronous Data Flow
<b>SDK</b>	Software Development Kit
<b>SDR</b>	Software Defined Radio
<b>SDS</b>	System Development Suite
<b>SDTC</b>	Scheduling and Data Transfer Configuration

---

<b>SERE</b>	Sequential Extended Regular Expression
<b>SESE</b>	Single-Entry Single-Exit
<b>SFA</b>	Single Frequency Approximation
<b>SFS</b>	Sequential Forward Selection
<b>SFU</b>	Specialized Functional Unit
<b>SG</b>	Segment Graph
<b>SI</b>	Scheduling Interval
<b>SIMD</b>	Single Instruction, Multiple Data
<b>SIMT</b>	Single Instruction, Multiple Threads
<b>SLDL</b>	System-Level Description Language
<b>SLD</b>	System-Level Design
<b>SLP</b>	System-Level Power
<b>SLS</b>	Source-Level Simulation/System-Level Synthesis
<b>SMP</b>	Symmetric Multi-Processing
<b>SMT</b>	Satisfiability Modulo Theories
<b>SMV</b>	Symbolic Model Verifier
<b>SNR</b>	Signal-to-Noise Ratio
<b>SoC</b>	System-on-Chip/State of Charge
<b>SoH</b>	State of Health
<b>SPI</b>	Serial Peripheral Interface/Signal Passing Interface
<b>SPKM</b>	Split & Push Kernel Mapping
<b>SPMD</b>	Single Program, Multiple Data
<b>SPM</b>	Scratchpad Memory
<b>SPNP</b>	Static-Priority Non-Preemptive
<b>SPP</b>	Static Priority Preemptive
<b>SPU</b>	Synergistic Processor Unit
<b>SRAM</b>	Static Random-Access Memory
<b>SSA</b>	Static Single Assignment
<b>SSTA</b>	Statistical Static Timing Analysis
<b>STC</b>	Standard Test Conditions
<b>STMD</b>	Single Thread, Multiple Data
<b>STree</b>	Schedule Tree
<b>STT-RAM</b>	Spin-Transfer Torque Random-Access Memory
<b>SVA</b>	System Verilog Assertions
<b>SVM</b>	Support Vector Machine
<b>SWC</b>	Software Cache
<b>SW</b>	Software
<b>SysteMoC</b>	SystemC Models of Computation
<b>T-BCA</b>	Transaction-based Bus Cycle Accurate
<b>TB</b>	Translation Block
<b>TCE</b>	TTA-based Codesign Environment
<b>TCL</b>	Tool Command Language
<b>TCP/IP</b>	Transmission Control Protocol/Internet Protocol
<b>TDB</b>	Timing Database
<b>TDM</b>	Time-Division Multiplexing

---

<b>TDMA</b>	Time-Division Multiple Access
<b>TDP</b>	Thermal Design Power
<b>TD</b>	Temporal Decoupling
<b>TFT</b>	Thin-Film Transistor
<b>TIE</b>	Tensilica Instruction Extension
<b>TIFU</b>	Timer, Interrupt, and Frequency Unit
<b>TLM</b>	Transaction-Level Model
<b>TLP</b>	Task-Level Parallelism/Thread-Level Parallelism
<b>TRM</b>	Trace Replay Module
<b>TSCH</b>	Time-Synchronised Channel Hopping
<b>TSN</b>	Time-Sensitive Networking
<b>TSP</b>	Thermal Safe Power
<b>TTA</b>	Transport-Triggered Architecture
<b>TT-CAN</b>	Time-Triggered CAN
<b>TTEthernet</b>	Time-Triggered Ethernet
<b>TTP</b>	Time-Triggered Protocol
<b>TT</b>	Time-Triggered
<b>TWCA</b>	Typical Worst-Case Analysis
<b>TWCRT</b>	Typical Worst-Case Response Time
<b>TWI</b>	Two Wire Interface
<b>UART</b>	Universal Asynchronous Receiver/Transmitter
<b>UML</b>	Unified Modeling Language
<b>UPF</b>	Unified Power Format
<b>UPS</b>	Uninterruptible Power Supply
<b>USART</b>	Universal Synchronous/Asynchronous Receiver/Transmitter
<b>USB</b>	Universal Serial Bus
<b>UTP</b>	Universal Testing Profile
<b>UVM</b>	Universal Verification Methodology
<b>VEP</b>	Virtual Execution Platform
<b>VFI</b>	Voltage/Frequency Island
<b>VF</b>	Vectorization Factor
<b>V/f</b>	Voltage/Frequency
<b>VHDL</b>	VHSIC Hardware Description Language
<b>VHSIC</b>	Very High Speed Integrated Circuit
<b>VIVU</b>	Virtual Inlining and Virtual Unrolling
<b>VLIW</b>	Very Long Instruction Word
<b>VLSI</b>	Very-Large-Scale Integration
<b>VM</b>	Virtual Machine
<b>VOS</b>	Voltage Over Scaling
<b>VPU</b>	Virtual Processing Unit
<b>VP</b>	Virtual Prototype
<b>VSIA</b>	Virtual Socket Interface Alliance
<b>VSL</b>	Value Specification Language
<b>VSP</b>	Virtual System Platform
<b>WAR</b>	Write-After-Read

<b>WAW</b>	Write-After-Write
<b>WCC</b>	WCET-aware C Compiler
<b>WCDMA</b>	Wideband CDMA
<b>WCEC</b>	Worst-Case Energy Consumption
<b>WCEP</b>	Worst-Case Execution Path
<b>WCET</b>	Worst-Case Execution Time
<b>WCRT</b>	Worst-Case Response Time
<b>WL</b>	Word Line
<b>WSDF</b>	Windowed Synchronous Data Flow
<b>WSDL</b>	Web Service Definition Language
<b>WSN</b>	Wireless Sensor Network
<b>XMI</b>	XML Metadata Interchange
<b>XML</b>	Extensible Markup Language
<b>XSD</b>	XML Schema
<b>XSLT</b>	Extensible Stylesheet Language Transformations
<b>YML</b>	Y-chart Modeling Language