Skip to main content

3D Floating Gate NAND Flash Memories

  • Chapter
  • First Online:
  • 4333 Accesses

Abstract

Planar NAND Flash memories (commercially available) are based on Floating Gate, which has been developed and engineered for many decades. Therefore, there have been many attempts to develop 3D Floating Gate cells in order to re-use all the know-how cumulated over time.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   129.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

References

  1. T. Endoh et al., Novel ultra high density flash memory with a stacked-surrounding gate transistor (S-SGT) structured cell. IEDM Tech. Dig. pp. 33–36 (2001)

    Google Scholar 

  2. T. Endoh et al., Novel ultra high density flash memory with a stacked-surrounding gate transistor (S-SGT) structured cell. IEEE Trans. Electron Devices 50(4), 945–951 (2003)

    Article  Google Scholar 

  3. T. Endoh et al., Floating channel type SGT flash memory. in The 1999 Joint International Meeting, Hawaii, vol. 99–2, Abstract No. 1323, 17–22 Oct 1999

    Google Scholar 

  4. M.S. Seo et al., The 3-dimensional vertical FG nand flash memory cell arrays with the novel electrical S/D technique using the extended sidewall control gate (ESCG). in Proceedings of IEEE International Memory Workshop (2010), pp. 1–4

    Google Scholar 

  5. M.S. Seo et al., 3-D Vertical FG NAND flash memory with a novel electrical S/D technique using the extended sidewall control gate. IEEE Trans. Electron Devices 58(9) (2011)

    Google Scholar 

  6. S. Whang et al., Novel 3-dimensional dual control gate with surrounding floating-gate (DC-SF) NAND flash cell for 1 Tb file storage application. in Proceedings of International Electron Devices Meeting (IEDM) (2010), pp. 668–671

    Google Scholar 

  7. Y. Noh et al., A new metal control gate last process (MCGL process) for high performance DC-SF (dual control gate with surrounding floating gate) 3D NAND flash memory. in Symposium on VLSI Technology (2012), pp. 19–20

    Google Scholar 

  8. R. Micheloni, L. Crippa, Multi-bit NAND flash memories for ultra high density storage devices (chapter 3). in Y. Nishi (ed.) Advances in Non-volatile Memory and Storage Technology (Woodhead Publishing, 2014)

    Google Scholar 

  9. R. Micheloni et al., High-capacity NAND flash memories: XLC storage and single-die 3D (chapter 7). in G. Campardo et al. (ed.) Memory Mass Storage (Springer, 2011)

    Google Scholar 

  10. H. Yoo et al., New read scheme of variable Vpass-read for dual control gate with surrounding floating gate (DC-SF) NAND flash cell. in Proceedings of 3rd IEEE International Memory Workshop (2011), pp. 1–4

    Google Scholar 

  11. S. Aritome et al., Advanced DC-SF cell technology for 3-D NAND flash. IEEE Trans. Electron Devices 60(4), 1327–1333 (2013)

    Article  Google Scholar 

  12. M.S. Seo et al., A novel 3-D vertical FG nand flash memory cell arrays using the separated sidewall control gate (S-SCG) for highly reliable MLC operation. in Proceedings of 3rd IEEE International Memory Workshop (IMW) (2011), pp. 1–4

    Google Scholar 

  13. M.S. Seo et al., Novel concept of the three-dimensional vertical FG nand flash memory using the separated-sidewall control gate. IEEE Trans. Electron Devices 59(8), 2078–2084 (2012)

    Article  Google Scholar 

  14. M.S. Seo, Highly scalable 3-D vertical FG NAND cell arrays using the sidewall control pillar (SCP). in Proceedings of 4th IEEE International Memory Workshop (IMW) (2012), pp. 1–4

    Google Scholar 

  15. K. Sakuma et al., Highly scalable horizontal channel 3-D NAND memory excellent in compatibility with conventional fabrication technology. IEEE Electron Device Lett. 34(9) (2013)

    Google Scholar 

  16. K. Parat, C. Dennison, A floating gate based 3D NAND technology with CMOS under array. in Conference on International Electron Devices Meeting (IEDM), San Francisco (USA), Dec 2015

    Google Scholar 

  17. T. Tanaka et al., A 768 Gb 3 b/cell 3D-floating-gate NAND flash memory. in 2016 IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, (San Francisco, USA, 2016), pp. 142–143

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Rino Micheloni .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2016 Springer Science+Business Media Dordrecht

About this chapter

Cite this chapter

Micheloni, R., Crippa, L. (2016). 3D Floating Gate NAND Flash Memories. In: Micheloni, R. (eds) 3D Flash Memories. Springer, Dordrecht. https://doi.org/10.1007/978-94-017-7512-0_5

Download citation

  • DOI: https://doi.org/10.1007/978-94-017-7512-0_5

  • Published:

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-94-017-7510-6

  • Online ISBN: 978-94-017-7512-0

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics