Skip to main content
SpringerLink
Log in
Book cover

Frontier and Innovation in Future Computing and Communications pp 289–296Cite as

Macro Modeling Approach for Semi-digital Smart Integrated Circuits

  • Conference paper
  • First Online:

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 301))

Abstract

This work presents a macro modeling approach for semi-digital smart integrated circuits. The proposed macro model models the behavior of the key circuit block used for semi-digital smart integrated circuits which is the time-to-voltage converter. Furthermore, the macro model can accurately analyze the non-idealities and error sources which can be used as the guideline for design optimization and calibration scheme implantation of semi-digital smart integrated circuits.

This is a preview of subscription content, log in via an institution.

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   259.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   329.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   329.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

References

  1. Si W et al (2008) A single-chip CMOS Bluetooth v2.1 radio SoC. IEEE J Solid State Circ 43:2896–2904

    Google Scholar 

  2. Teo T et al (2010) A 700uW wireless sensor node SoC for continuous real-time health monitoring. IEEE J Solid State Circ 45:2292–2299

    Google Scholar 

  3. Su Y et al (2012) A 52 mW full HD 160 degree object view point recognition SoC with visual vocabulary processor for wearable vision applications. IEEE J Solid State Circ 47:797–809

    Article  Google Scholar 

  4. Fiorenza J, Speke T, Holloway C, Lee H (2006) Comparator based switched-capacitor circuits for scaled CMOS technologies. IEEE J Solid State Circ 41:2658–2668

    Article  Google Scholar 

  5. Brooks L, Lee H (2007) A zero crossing based 8-bit 200 MS/s pipeline ADC. IEEE J Solid State Circ 42:2677–2687

    Article  Google Scholar 

  6. Speke T, Holloway P, Sodini C, Lee H (2009) Noise analysis for comparator based circuits. IEEE Trans Circuits Syst I 56:541–553

    Article  Google Scholar 

  7. Wulff C, Ytterdal T (2009) CBSC pipeline ADC with comparator preset and comparator delay compensation. IEEE NORCHIP 2009:1–4

    Google Scholar 

  8. Zhang G, Lee K (2012) SAR ADC using single-capacitor pulse width to analog converter based DAC. In: IEEE international symposium on circuits systems, pp 2365–2368

    Google Scholar 

  9. Hoseini Z, Lee K (2013) An 8-bit 500kS/s semi-digital cyclic ADC with time mode residue voltage generation. In: IEEE Midwest symposium on circuits and system, pp 832–835

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Electrical and Computer Engineering, The University of Akron, Akron, OH, 44325, USA

    Zaniar Hoseini & Kye-Shin Lee

  2. Department of Computer Engineering, Sun Moon University, Asan-si, Chung-nam, South Korea

    Byung-Gyu Kim

Authors
  1. Zaniar Hoseini
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Kye-Shin Lee
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Byung-Gyu Kim
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Kye-Shin Lee .

Editor information

Editors and Affiliations

  1. Department of Computer Science and Engineering, Seoul University of Science & and Technology (SeoulTech), Seoul, Korea, Republic of (South Korea)

    James J. (Jong Hyuk) Park

  2. School of Information Technologies, University of Sydney, Sydney, New South Wales, Australia

    Albert Zomaya

  3. Humanitas College, Kyung Hee University, Seoul, Korea, Republic of (South Korea)

    Hwa-Young Jeong

  4. Computer Science & Software Engineering, Monmouth University, W. Long Branch, New Jersey, USA

    Mohammad Obaidat

Rights and permissions

Reprints and permissions

Copyright information

© 2014 Springer Science+Business Media Dordrecht

About this paper

Cite this paper

Hoseini, Z., Lee, KS., Kim, BG. (2014). Macro Modeling Approach for Semi-digital Smart Integrated Circuits. In: Park, J., Zomaya, A., Jeong, HY., Obaidat, M. (eds) Frontier and Innovation in Future Computing and Communications. Lecture Notes in Electrical Engineering, vol 301. Springer, Dordrecht. https://doi.org/10.1007/978-94-017-8798-7_35

Download citation

  • DOI: https://doi.org/10.1007/978-94-017-8798-7_35

  • Published:

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-94-017-8797-0

  • Online ISBN: 978-94-017-8798-7

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation