

Commenced Publication in 2007

Founding and Former Series Editors:

Alfredo Cuzzocrea, Xiaoyong Du, Orhun Kara, Ting Liu, Dominik Ślęzak,
and Xiaokang Yang

Editorial Board

Simone Diniz Junqueira Barbosa

*Pontifical Catholic University of Rio de Janeiro (PUC-Rio),
Rio de Janeiro, Brazil*

Phoebe Chen

La Trobe University, Melbourne, Australia

Joaquim Filipe

Polytechnic Institute of Setúbal, Setúbal, Portugal

Igor Kotenko

*St. Petersburg Institute for Informatics and Automation of the Russian
Academy of Sciences, St. Petersburg, Russia*

Krishna M. Sivalingam

Indian Institute of Technology Madras, Chennai, India

Takashi Washio

Osaka University, Osaka, Japan

Junsong Yuan

Nanyang Technological University, Singapore, Singapore

Lizhu Zhou

Tsinghua University, Beijing, China

More information about this series at <http://www.springer.com/series/7899>

Brajesh Kumar Kaushik · Sudeb Dasgupta
Virendra Singh (Eds.)

VLSI Design and Test

21st International Symposium, VDAT 2017
Roorkee, India, June 29 – July 2, 2017
Revised Selected Papers



Springer

Editors

Brajesh Kumar Kaushik
Indian Institute of Technology Roorkee
Roorkee
India

Virendra Singh
Indian Institute of Technology Bombay
Mumbai
India

Sudeb Dasgupta
Indian Institute of Technology Roorkee
Roorkee
India

ISSN 1865-0929 ISSN 1865-0937 (electronic)
Communications in Computer and Information Science
ISBN 978-981-10-7469-1 ISBN 978-981-10-7470-7 (eBook)
<https://doi.org/10.1007/978-981-10-7470-7>

Library of Congress Control Number: 2017961805

© Springer Nature Singapore Pte Ltd. 2017

This work is subject to copyright. All rights are reserved by the Publisher, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, reuse of illustrations, recitation, broadcasting, reproduction on microfilms or in any other physical way, and transmission or information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed.

The use of general descriptive names, registered names, trademarks, service marks, etc. in this publication does not imply, even in the absence of a specific statement, that such names are exempt from the relevant protective laws and regulations and therefore free for general use.

The publisher, the authors and the editors are safe to assume that the advice and information in this book are believed to be true and accurate at the date of publication. Neither the publisher nor the authors or the editors give a warranty, express or implied, with respect to the material contained herein or for any errors or omissions that may have been made. The publisher remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Printed on acid-free paper

This Springer imprint is published by Springer Nature
The registered company is Springer Nature Singapore Pte Ltd.
The registered company address is: 152 Beach Road, #21-01/04 Gateway East, Singapore 189721, Singapore

Preface

VLSI Design and Test (VDAT) is a leading event of the VLSI Society of India. The 21st symposium in this series, the VLSI Design and Test Symposium (VDAT 2017), was held from June 29 to July 2, 2017, at the Indian Institute of Technology Roorkee, India. The objective of the symposium is to bring professional engineers, academics, and researchers from India and abroad to discuss emerging topics of VLSI and related fields on a common platform and to share new ideas, experiences, and knowledge. The chief guest at the event was Dr. V. K. Saraswat, Padma Shri, Padma Bhushan, Member NITI Aayog.

The scientific program consisted of peer-reviewed paper presentations in parallel technical sessions. In addition, keynote lectures, presentations by industry professionals, panel discussions, tutorials, and a poster presentation were conducted during the conference. Research contributions in the following areas were invited for VDAT 2017:

1. Digital Design
2. Analog/Mixed Signal
3. VLSI Testing
4. Devices and Technology – I
5. VLSI Architectures
6. Emerging Technologies and Memory
7. Devices and Technology – II
8. System Design
9. Low Power Design and Test
10. RF Circuits
11. Architecture and CAD
12. Design Verification

This year we received 246 papers from around the world. After a rigorous review process, the Program Committee selected 48 regular papers and 27 short papers for the proceedings (the acceptance rate was 30%). In all, 150 expert reviewers were involved in rating the papers and on an average each paper received at least three independent reviews. The program of the symposium spanned over four days; the main conference program was preceded by a day of tutorial presentations that had six tutorials delivered by eminent researchers and practitioners in the field. The symposium hosted the following tutorials:

1. Gauri Sankar Malla, “Achieving the Best STA Accuracy for Advanced Nodes.”
2. N. R. Mohapatra and Mr. Pardeep Kumar, “Computational Lithography for Advanced CMOS Nodes.”
3. M. Hasan, “Circuit and System Design Issues for IoT Sensor Node.”
4. K. Bhattacharya, “Design of Modern mm-Wave Transmitters and Power Amplifiers in Silicon and FD SoI CMOS.”

5. Nishit Gupta and Deepak Jharodia, “Transaction Level Modelling with System C for System Level Design.”
6. H. S. Jatana and Ashutosh Yadav, “Advanced Analog Design.”

Several invited talks and keynote speeches were delivered by experts from India and abroad enlightening the participants on various aspects of emerging issues in VLSI research. These talks were delivered by Prof. P. Chakrabarti (IIT-BHU), Dr. Devesh Dwivedi (Global Foundaries, Bangalore), Prof. Maryam Shojaei (IIT-Bombay), Dr. Sudarshan Kumar (HSMC), Mr. Subhasish Mukherjee (Cadence), Mr. Sanjay Gupta (Vice President and India Country Manager, NXP), and Prof. Masahiro Fujita (Tokyo University). VDAT 2017 was a focused research event encompassing themes related to various disciplines of VLSI.

We sincerely thank all the officials and sponsors for their support in recognizing the value of this conference. We would like to express our thanks to the keynote speakers and the tutorial speakers for kindly agreeing to deliver their lectures. Thanks to the authors and reviewers of all the papers for their quality research work. We heartily thank every member of the Conference Committee for their unyielding support in making this event a success.

November 2017

Brajesh Kumar Kaushik
Sudeb Dasgupta
Virendra Singh

Organization

VDAT 2017 was organized by the Department of Electronics and Communication Engineering, Indian Institute of Technology Roorkee, India.

Patron

Ajit Kumar Chaturvedi IIT Roorkee, India

Advisory Committee

Jaswinder Ahuja	VLSI Society of India, India
Vishwani D Agarwal	Auburn University, USA
Manoj Sachdev	University of Waterloo, Canada
V. Ramgopal Rao	Indian Institute of Technology Delhi, India
Kewal K. Saluja	University of Wisconsin, Madison, USA
Kaustav Banerjee	University of California, Santa Barbara, USA
Debashish Dutta	R&D Group, Ministry of Electronics & IT, Government of India

General Chairs

M. Jagadesh Kumar JNU, India
Debashis Ghosh ECE, IIT Roorkee, India

Publicity Chairs

Brajesh Kumar Kaushik IIT Roorkee, India
Hafizur Rahaman IIEST, Shibpur, India
A. Panda NIST, India

Organization Chairs

Anand Bulusu IIT Roorkee, India
Sanjeev Manhas IIT Roorkee, India

Program Chairs

Sudeb Dasgupta IIT Roorkee, India
Virendra Singh IIT Bombay, India

Tutorial Chairs

Bishnu Prasad Das	IIT Roorkee, India
Arnab Dutta	IIT Roorkee, India

Fellowship Chairs

N. P. Pathak	IIT Roorkee, India
Meenakshi Rawat	IIT Roorkee, India

Transport Chairs

Rajib Panigrahi	IIT Roorkee, India
Pyari Mohan Pradhan	IIT Roorkee, India

Website Chairs

Brijesh Kumar	IIT Roorkee, India
R. Balasubramanian	IIT Roorkee, India

Finance Chairs

M. V. Kartikeyan	IIT Roorkee, India
A. Patnaik	IIT Roorkee, India
Brijesh Kumar	IIT Roorkee, India

Sponsorship Chairs

Sanjeev Manhas	IIT Roorkee, India
Bishnu Prasad Das	IIT Roorkee, India
Karun Rawat	IIT Roorkee, India
Preet Yadav	NXP Semiconductors India Pvt. Ltd., India
Gaurav Trivedi	IIT Guwahati, India

Accommodations

Dharmendra Singh	IIT Roorkee, India
Madhav. J. Nigam	IIT Roorkee, India
Vinod Pankajakshan	IIT Roorkee, India

Publication Chairs

Brajesh Kumar Kaushik	IIT Roorkee, India
Sudip Roy	IIT Roorkee, India

Technical Program Committee

Amit Acharya	IIT Hyderabad, India
Pratima Agarwal	IIT Guwahati, India
S. R. Ahamed	IIT Guwahati, India
Satyadev Ahlawat	IIT Bombay, India
Naushad Alam	AMU, Aligarh, India
Sk Subidh Ali	IIT Tirupati, India
Sankaran Aniruddhan	IIT Madras, India
Ansuman Banerjee	Indian Statistical Institute, Kolkata, India
Gaurab Banerjee	Indian Institute of Science, Bangalore, India
Kunal Banerjee	Intel Labs
Swapna Banerjee	IIT Kharagpur, India
Lava Bhargava	MNIT Jaipur, India
Bhargab B. Bhattacharya	Indian Statistical Institute, Kolkata, India
Enakshi Bhattacharya	IIT Madras, India
Tarun Kanti Bhattacharyya	IIT Kharagpur, India
Santosh Biswas	IIT Guwahati, India
D. Boolchandani	NIT Jaipur, India
Anand Bulusu	IIT Roorkee, India
Indrajit Chakrabarti	IIT Kharagpur, India
Parthasarathi Chakrabarti	IIT BHU, India
Susanta Chakraborti	IEST, India
Amlan Chakraborty	University of Calcutta, Kolkata, India
Rajat Subhra Chakraborty	IIT Kharagpur, India
Anjan Chakravorty	IIT Madras, India
Rajeevan Chandel	NIT Hamirpur, India
David Chang	National Cheng Kung University, Taiwan
Abhijit Chatterjee	Georgia Tech, USA
Amitabh Chatterjee	IIT Guwahati, India
Shouribrata Chatterjee	IIT Delhi, India
Anupam Chattopadhyay	Nanyang Technological University, Singapore
Santanu Chattopadhyay	IIT Kharagpur, India
Yogesh Chauhan	IIT Kanpur, India
Shailesh Chouhan	Aalto University, Finland
Bijoy Krishna Das	IIT Madras, India
Bishnu Das	IIT Roorkee, India
Debesh K. Das	Jadavpur University Kolkatta, India
Sayantan Das	Verific Design Automation, Kolkata, India
Amitava Dasgupta	IIT Madras, India
Sudeb Dasgupta	Indian Institute of Technology, Roorkee, India
Sujay Deb	IIT Delhi, India
M. Jamal Deen	Academy of Science, Royal Society of Canada
Madhav Desai	IIT Bombay, India
Soumyajit Dey	IIT Kharagpur, India
Arnab Dutta	IIT Roorkee, India

Ramen Dutta	Marvell Technology Group, Switzerland
Siddharth Duttagupta	IIT Bombay, India
Masahiro Fujita	Tokyo University
Manoj Singh Gaur	MNIT Jaipur, India
Priyankar Ghosh	IBM India Software Labs, India
Santosh Ghosh	Intel Corporation, USA
Chandan Giri	IEST Shibpur, India
Neeraj Goel	IIT Ropar, India
Prasanta Kumar Guha	IIT Kharagpur, India
Mridula Gupta	Delhi University, India
Shalabh Gupta	IIT Bombay, India
Aritra Hazra	IIT Madras, India
Tsung-Yi Ho	National Tsing Hua University, Taiwan
Juinn-Dar Huang	National Chiao Tung University, Taiwan
Srivatsava Jandhyala	IIIT Hyderabad, India
Ram Rakesh Jangir	GJU Hisar, India
Satyabrata Jit	IIT BHU, India
John Jose	IIT Guwahati, India
Veezhinathan Kamakoti	IIT Madras, India
Hemangee Kapoor	IIT Guwahati, India
Sougata Kar	NIT Rourkela, India
Chandan Karfa	IIT Guwahati, India
Abhijit Karmakar	CEERI, India
Alika Khare	IIT Guwahati, India
Abhinav Kranti	IIT Indore, India
Subir Kumar	Sarkar Jadavpur University Kolkatta, India
Subrat Kumar	Panda Capillary Technologies, Bangalore, India
Brajesh Kumar Kaushik	IIT Roorkee, India
Santanu Kundu	LSI India Research and Development Pvt. Ltd., India
Subhadip Kundu	Synopsys India Pvt. Ltd., Bangalore, India
Kusum Lata	LNMIIT Jaipur, India
Sushanta Mandal	Centurion University, Odisha, India
Sanjeev Manhas	IIT Roorkee, India
Jimson Mathew	IIT Patna, India
Anzhela Matrosova	Tomsk State University, Russia
Bodhisatwa Mazumdar	New York University Abu Dhabi, UAE
Usha Mehta	Nirma University, Ahmedabad, India
Prabhat Mishra	University of Florida, USA
Debasis Mitra	IEST Shibpur, India
Srobona Mitra	Synopsys India Pvt. Ltd., Bangalore, India
Nihar Mohapatra	IIT Gandhinagar, India
Arijit Mondal	IIT Patna, India
Samrat Mondal	IIT Patna, India
Shaibal Mukherjee	Indian Institute of Technology (IIT) Indore, India
Subhankar Mukherjee	Cadence Design Systems, Noida, India
Debdeep Mukhopadhyay	IIT Kharagpur, India

Madhu Mutyam	IIT Madras, India
Deleep R. Nair	IIT Madras, India
Pradeep Nair	IIT Bombay, India
Nagarjuna Nallam	IIT Guwahati, India
Ashutosh Nandi	NIT Kurukshetra, India
Sukumar Nandi	IIT Guwahati, India
Sergei Ostanin	Tomsk State University, Russia
Roy Paily	IIT Guwahati, India
Ajit Pal	IIT Kharagpur, India
Bhaskar Pal	Synopsys India Pvt. Ltd., Bangalore, India
Pankaj Pal	NIT Uttarakhand, India
Ajit Panda	NIST, India
Preeti Ranjan Panda	IIT Delhi, India
Soumya Pandit	IRPE, University of Calcutta, Kolkata, India
Chetan Parikh	IIIT Bangalore, India
Mahesh Patil	IIT Bombay, India
Sachin Patkar	IIT Bombay, India
Kolin Paul	IIT Delhi, India
Sajal Paul	ISM-IIT Dhanbad, India
Gayadhar Pradhan	National Institute of Technology, Patna, India
Amit Prakash Singh	GGS-IPU, India
Hafizur Rahaman	Indian Institute of Engineering Science and Technology (IIEST), Shibpur, India
Balwinder Raj	NIT Jalandhar, India
Arvind Rajawat	MANIT, Bhopal, India
Ashwani Rana	NIT Hamirpur, India
Surendra Rathod	SPIT, Mumbai, India
Karun Rawat	IIT Roorkee, India
Debdutta Ray	IIT Madras, India
Subir Roy	IIIT Bangalore, India
Sudip Roy	IIT Roorkee, India
Debasri Saha	University of Calcutta, India
Mounita Saha	Synopsys India Pvt. Ltd., Bangalore, India
Vineet Sahula	MNIT Jaipur, India
Raj Sarin	NIT Jalandhar, India
Arnab Sarkar	IIT Guwahati, India
Chandan Kumar Sarkar	Jadavpur University, Kolkatta, India
Kewal Sauja	University of Wisconsin Madison, USA
Manoj Saxena	Delhi University, India
Saurabh Saxena	Indian Institute of Technology Madras, India
Indranil Sengupta	IIT Kharagpur, India
G. K. Sharma	IIT Madras, India
Maryam Shojaei Baghini	IIT Bombay, India
Ashok Sihag	BML Munjal University, India
Suraj Sindhia	Intel, India
Adit Singh	Auburn University, USA

Shiv Govind Singh	IIT Hydrebad, India
Virendra Singh	IIT Bombay, India
Manan Suri	Indian Institute of Technology Delhi, India
Susmita Sur-Kolay	Indian Statistical Institute Kolkata, India
Gaurav Trivedi	IIT Guwahati, India
Najeeb-ud-din	NIT Srinagar, India
Ramesh Vaddi	Dr. SPM International Institute of Information Technology, India
Vinita Vasudevan	IIT Madras, India
Amit Verma	Indian Institute of Technology Kanpur, India
Santosh Vishwakarma	IIT Indore, India
Robert Wille	Johannes Kepler University, Austria
Shigeru Yamashita	Ritsumeikan University, Japan
Hailong Yao	Tsinghua University, China
Nina Yevtushenko	Tomsk Polytechnic University, Russia
Rajesh Zele	IIT Bombay, India

Sponsors

Ministry of Electronics and Information Technology, Government of India
 VLSI Society of India

CSIR India

HP

Cadence

Springer

IEEE CAS/SSC, Roorkee Chapter

IEEE UP Section


Tektronix

ISRO

REDINGTON

Eigen

FOREVISION

 <p>Ministry of Electronics & Information Technology Government of India</p>		
 <p>VLSI SOCIETY OF INDIA</p>		
 <p>Bronze Sponsor</p>		
	<p>Technically Co-Sponsored By:</p> 	
		
		

Contents

Digital Design

Flexible Composite Galois Field $GF((2^m)^2)$ Multiplier Designs	3
<i>M. Mohamed Asan Basiri and Sandeep K. Shukla</i>	
Estimating the Maximum Propagation Delay of 4-bit Ripple Carry Adder Using Reduced Input Transitions.	15
<i>Manan Mewada, Mazad Zaveri, and Anurag Lakhiani</i>	
VLSI Implementation of Throughput Efficient Distributed Arithmetic Based LMS Adaptive Filter	24
<i>Mohd. Tasleem Khan and Shaik Rafi Ahamed</i>	
Realization of Multiplier Using Delay Efficient Cyclic Redundant Adder	36
<i>K. Dheepika, K. S. Jeyasankari, Vippin Chandhar, and Binsu J. Kailath</i>	
Fast Architecture of Modular Inversion Using Itoh-Tsujii Algorithm	48
<i>Pravin Zode, R. B. Deshmukh, and Abdus Samad</i>	
Performance Optimized 64b/66b Line Encoding Technique for High Speed SERDES Devices	56
<i>Jatindeep Singh, Satyajit Mohapatra, and Nihar Ranjan Mohapatra</i>	
A New Multi-objective Hardware-Software-Partitioning Algorithmic Approach for High Speed Applications	62
<i>Naman Govil, Rahul Shrestha, and Shubhajit Roy Chowdhury</i>	
A Framework for Branch Predictor Selection with Aggregation on Multiple Parameters	69
<i>Moumita Das, Ansuman Banerjee, and Bhaskar Sardar</i>	
FPGA Implementation of a Novel Area Efficient FFT Scheme Using Mixed Radix FFT	75
<i>Thilagavathy R, Susmitha Settivari, Venkataramani B, and Bhaskar M</i>	

Analog/Mixed Signal

Low Voltage, Low Power Transconductor for Low Frequency G_m -C Filters	83
<i>Hanumantha Rao G. and Rekha S.</i>	

An Improved Highly Efficient Low Input Voltage Charge Pump Circuit	93
<i>Naresh Kumar, Raja Hari Gudlavalleti, and Subash Chandra Bose</i>	
A Calibration Technique for Current Steering DACs - Self Calibration with Capacitor Storage.	103
<i>Pallavi Darji and Chetan Parikh</i>	
Characterization and Compensation Circuitry for Piezo-Resistive Pressure Sensor to Accommodate Temperature Induced Variation	115
<i>M. Santosh, Anjli Bansal, Jitendra Mishra, K. C. Behra, and S. C. Bose</i>	
FEM Based Device Simulator for High Voltage Devices	127
<i>Ashok Ray, Gaurav Kumar, Sushanta Bordoloi, Dheeraj Kumar Sinha, Pratima Agarwal, and Gaurav Trivedi</i>	
Synapse Circuits Implementation and Analysis in 180 nm MOSFET and CNFET Technology	136
<i>Sushma Srivastava and S. S. Rathod</i>	
A 10 MHz, 73 ppm/ $^{\circ}$ C, 84 μ W PVT Compensated Ring Oscillator.	144
<i>Vivek Tyagi, M. S. Hashmi, Ganesh Raj, and Vikas Rana</i>	
VLSI Testing	
Deterministic Shift Power Reduction in Test Compression	155
<i>Kanad Basu, Rishi Kumar, Santosh Kulkarni, and Rohit Kapur</i>	
Pseudo-BIST: A Novel Technique for SAR-ADC Testing	168
<i>Yatharth Gupta, Sujay Deb, Vikrant Singh, V. N. Srinivasan, Manish Sharma, and Sabyasachi Das</i>	
SFG Based Fault Simulation of Linear Analog Circuits Using Fault Classification and Sensitivity Analysis	179
<i>Rahul Bhattacharya, S. H. M. Ragamai, and Subindu Kumar</i>	
A Cost Effective Technique for Diagnosis of Scan Chain Faults	191
<i>Satyadev Ahlawat, Darshit Vaghani, Jaynarayan Tudu, and Ashok Suhag</i>	
Multi-mode Toggle Random Access Scan to Minimize Test Application Time	205
<i>Anshu Goel and Rohini Gulve</i>	

Performance Analysis of Disability Based Fault Tolerance Techniques for Permanent Faults in Chip Multiprocessors	217
<i>Avishek Choudhury and Biplab K. Sikdar</i>	

Devices and Technology – I

Low-Power Sequential Circuit Design Using Work-Function Engineered FinFETs	227
<i>Ashish Soni, Abhijit Umap, and Nihar R. Mohapatra</i>	
Vertical Nanowire FET Based Standard Cell Design Employing Verilog-A Compact Model for Higher Performance	239
<i>Satish Maheshwaram, Om Prakash, Mohit Sharma, Anand Bulusu, and Sanjeev Manhas</i>	
Analysis of Electrolyte-Insulator-Semiconductor Tunnel Field-Effect Transistor as pH Sensor	249
<i>Ajay Singh, Rakhi Narang, Manoj Saxena, and Mridula Gupta</i>	
Exploiting Characteristics of Steep Slope Tunnel Transistors Towards Energy Efficient and Reliable Buffer Designs for IoT SoCs	259
<i>Japa Aditya, Vallabhaneni Harshita, and Ramesh Vaddi</i>	
An Efficient VLSI Architecture for PRESENT Block Cipher and Its FPGA Implementation	270
<i>Jai Gopal Pandey, Tarun Goel, and Abhijit Karmakar</i>	

Investigation of TCADs Models for Characterization of Sub 16 nm $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ FinFET	279
<i>J. Pathak and A. Darji</i>	

Hausdorff Distance Driven L-Shape Matching Based Layout Decomposition for E-Beam Lithography	287
<i>Arindam Sinharay, Pranab Roy, and Hafizur Rahaman</i>	

VLSI Architectures

Energy-Efficient VLSI Architecture & Implementation of Bi-modal Multi-banked Register-File Organization	299
<i>Sumanth Gudaparthi and Rahul Shrestha</i>	
Performance-Enhanced d^2 -LBDR for 2D Mesh Network-on-Chip	313
<i>Anugrah Jain, Vijay Laxmi, Meenakshi Tripathi, Manoj Singh Gaur, and Rimpy Bishnoi</i>	

ACAM: Application Aware Adaptive Cache Management for Shared LLC	324
<i>Sujit Kr Mahto and Newton</i>	
Adaptive Packet Throttling Technique for Congestion Management in Mesh NoCs	337
<i>N. S. Aswathy, R. S. Reshma Raj, Abhijit Das, John Jose, and V. R. Josna</i>	
Defeating HaTCh: Building Malicious IP Cores	345
<i>Anshu Bhardwaj and Subir Kumar Roy</i>	
Low Cost Circuit Level Implementation of PRESENT-80 S-BOX	354
<i>S. Shanthi Rekha and P. Saravanan</i>	
Emerging Technologies and Memory	
Modeling and Analysis of Transient Heat for 3D IC	365
<i>Subhajit Chatterjee, Surajit Kr. Roy, Chandan Giri, and Hafizur Rahaman</i>	
Memory Efficient Fractal-SPIHT Based Hybrid Image Encoder	376
<i>Mamata Panigrahy, Nirmal Chandra Behera, B. Vandana, Indrajit Chakrabarti, and Anindya Sundar Dhar</i>	
Metal-Oxide Nanostructures Designed by Glancing Angle Deposition Technique and Its Applications on Sensors and Optoelectronic Devices: A Review	388
<i>Divya Singh</i>	
Low Write Energy STT-MRAM Cell Using 2T- Hybrid Tunnel FETs Exploiting the Steep Slope and Ambipolar Characteristics	398
<i>Y. Sudha Vani, N. Usha Rani, and Ramesh Vaddi</i>	
Enhancing Retention Voltage for SRAM	406
<i>Ankit Rehani, Sujay Deb, and Suprateek Shukla</i>	
Comparison of SRAM Cell Layout Topologies to Estimate Improvement in SER Robustness in 28FDSOI and 40 nm Technologies	414
<i>Anand Ilakal and Anuj Grover</i>	
Improving the Design of Nearest Neighbor Quantum Circuits in 2D Space	421
<i>Neha Chaudhuri, Chandan Bandyopadhyay, and Hafizur Rahaman</i>	
Devices and Technology – II	
Delay and Frequency Investigations in Coupled MLGNR Interconnects	429
<i>Manish Joshi, Koduri Teja, Ashish Singh, and Rohit Dhiman</i>	

LISOCHIN: An NBTI Degradation Monitoring Sensor for Reliable CMOS Circuits	441
<i>Ambika Prasad Shah, Nandakishor Yadav, and Santosh Kumar Vishvakarma</i>	
Performance Analysis of OLED with Hole Block Layer and Impact of Multiple Hole Block Layer	452
<i>Shubham Negi, Poornima Mittal, and Brijesh Kumar</i>	
Improved Gate Modulation in Tunnel Field Effect Transistors with Non-rectangular Tapered Y-Gate Geometry	463
<i>Rakhi Narang, Mridula Gupta, and Manoj Saxena</i>	
A 36 nW Power Management Unit for Solar Energy Harvesters Using 0.18 μm CMOS	474
<i>Purvi Patel, Biswajit Mishra, and Dipankar Nagchoudhuri</i>	
A 10T Subthreshold SRAM Cell with Minimal Bitline Switching for Ultra-Low Power Applications	487
<i>Swaati and Bishnu Prasad Das</i>	
Variability Investigation of Double Gate JunctionLess (DG-JL) Transistor for Circuit Design Perspective	496
<i>Vandana Kumari, Manoj Saxena, and Mridula Gupta</i>	

System Design

A High Speed KECCAK Coprocessor for Partitioned NSP Architecture on FPGA Platform	507
<i>Rourab Paul and Sandeep Kumar Shukla</i>	
New Energy Efficient Reconfigurable FIR Filter Architecture and Its VLSI Implementation	519
<i>Naushad Ali and Bharat Garg</i>	
FPGA-Based Smart Camera System for Real-Time Automated Video Surveillance	533
<i>Sanjay Singh, Sumeet Saurav, Ravi Saini, Atanendu S. Mandal, and Santanu Chaudhury</i>	
Effectiveness of High Permittivity Spacer for Underlap Regions of Wavy-Junctionless FinFET at 22 nm Node and Scaling Short Channel Effects	545
<i>B. Vandana, J. K. Das, S. K. Mohapatra, and B. K. Kaushik</i>	

Design and Implementation of Ternary Content Addressable Memory (TCAM) Based Hierarchical Motion Estimation for Video Processing	557
<i>Puja Ghosh and P. Rangababu</i>	

A Custom Designed RISC-V ISA Compatible Processor for SoC	570
<i>Kavya Sharat, Sumeet Bandishte, Kuruvilla Varghese, and Amrutur Bharadwaj</i>	

Low Power Design and Test

An Efficient Timing and Clock Tree Aware Placement Flow with Multibit Flip-Flops for Power Reduction	581
<i>Jasmine Kaur Gulati, Bhanu Prakash, and Sumit Darak</i>	

Primitive Instantiation Based Fault Localization Circuitry for High Performance FPGA Designs	594
<i>Ayan Palchaudhuri and Anindya Sundar Dhar</i>	

On Generation of Delay Test with Capture Power Safety	607
<i>Rohini Gulve and Nihar Hage</i>	

A Configurable and Area Efficient Technique for Implementing Isolation Cells in Low Power SoC	619
<i>Prokash Ghosh and Jyotirmoy Ghosh</i>	

RF Circuits

A 10 MHz, 42 ppm/ $^{\circ}$ C, 69 μ W PVT Compensated Latch Based Oscillator in BCD9S Technology for PCM	631
<i>Vivek Tyagi, M. S. Hashmi, Ganesh Raj, and Vikas Rana</i>	

A 1.8 V Gain Enhanced Fully Differential Doubly-Recycled Cascode OTA with 100 dB Gain 200 MHz UGB in CMOS	646
<i>Antaryami Panigrahi and Abhipsa Parhi</i>	

A Low Power, Frequency-to-Digital Converter CMOS Based Temperature Sensor in 65 nm Process	657
<i>Mudasir Bashir, Sreehari Rao Patri, and K. S. R. Krishna Prasad</i>	

Design & Development of High Speed LVDS Receiver with Cold-Spare Feature in SCL's 0.18 μ m CMOS Process	667
<i>Munish Malik, Ajay Kumar, and H. S. Jatana</i>	

Architecture and CAD

Fast FPGA Placement Using Analytical Optimization	681
<i>Sameer Pawanekar and Gaurav Trivedi</i>	

A Dependability Preserving Fluid-Level Synthesis for Reconfigurable Droplet-Based Microfluidic Biochips	694
<i>Arpan Chakraborty, Piyali Datta, Debasis Dhal, and Rajat Kumar Pal</i>	
Splitting and Transport of a Droplet with No External Actuation Force for Lab on Chip Devices	707
<i>T. Pravinraj and Rajendra Patrikar</i>	
Analytical Partitioning: Improvement over FM	718
<i>Sameer Pawanekar and Gaurav Trivedi</i>	
A Lifting Instruction for Performing DWT in LEON3 Processor Based System-on-Chip	731
<i>Rajul Bansal, Mahendra Kumar Jatav, and Abhijit Karmakar</i>	
Droplet Position Estimator for Open EWOD System Using Open Source Computer Vision	737
<i>Vandana Jain, Vasavi Devarasetty, and Rajendra Patrikar</i>	
Design and Implementation of Mixed Parallel and Dataflow Architecture for Intra-prediction Hardware in HEVC Decoder	742
<i>Rituparna Choudhury and P. Rangababu</i>	
Design Verification	
A Formal Perspective on Effective Post-silicon Debug and Trace Signal Selection	753
<i>Binod Kumar, Kanad Basu, Ankit Jindal, Brajesh Pandey, and Masahiro Fujita</i>	
Translation Validation of Loop Invariant Code Optimizations Involving False Computations	767
<i>Ramanuj Chouksey, Chandan Karfa, and Purandar Bhaduri</i>	
A Framework for Automated Feature Based Mixed-Signal Equivalence Checking	779
<i>Antara Ain, Sayandeept Sanyal, and Pallab Dasgupta</i>	
xMAS Based Accurate Modeling and Progress Verification of NoCs	792
<i>Surajit Das, Chandan Karfa, and Santosh Biswas</i>	
Faulty TSVs Identification in 3D IC Using Pre-bond Testing	805
<i>Dilip Kumar Maity, Surajit Kumar Roy, and Chandan Giri</i>	
Author Index	813