Abstract
High performance and energy efficient reconfigurable FIR filter is the imperative requirement in the modern wireless communication applications. The transposed form block FIR filter based on distributed arithmetic proves to best suit the requirements of such application. Therefore, this paper presents a new energy efficient, multiplier-less transposed form block FIR filter architecture for reconfigurable applications using distributed arithmetic based approach. The proposed architecture provides improved area-delay product (ADP) and reconfigurability by employing efficient coefficient storage unit and multiplication using add-and-shift logic, respectively. The synthesis results at FPGA level show that the proposed architecture exhibits 13.15% and 13.33% reduced energy per sample for the filter length 64 with a block size of 4 and 8 samples respectively, over the existing design. Further, ASIC level results for filter length 64 and block size 8 shows 20.91% reduction in ADP and 32.86% reduction in the area over the existing architecture.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Burrus, C.: Block realization of digital filters. IEEE Trans. Audio Electroacoust. 20(4), 230–235 (1972)
Chen, J., Chang, C.H., Feng, F., Ding, W., Ding, J.: Novel design algorithm for low complexity programmable FIR filters based on extended double base number system. IEEE Trans. Circuits Syst. I Regul. Pap. 62(1), 224–233 (2015)
Chen, K.H., Chiueh, T.D.: A low-power digit-based reconfigurable FIR filter. IEEE Trans. Circuits Syst. II Express Briefs 53(8), 617–621 (2006)
Hentschel, T., Fettweis, G.: Software radio receivers. In: Swarts, F., van Rooyen, P., Oppermann, I., Lötter, M.P. (eds.) CDMA Techniques for Third Generation Mobile Systems. The Springer International Series in Engineering and Computer Science, vol. 487, pp. 257–283. Springer, Boston (1999). https://doi.org/10.1007/978-1-4615-5103-4_10
Mahesh, R., Vinod, A.P.: Reconfigurable low complexity FIR filters for software radio receivers. In: 2006 IEEE 17th International Symposium on Personal, Indoor and Mobile Radio Communications, pp. 1–5. IEEE (2006)
Mahesh, R., Vinod, A.P.: A new common subexpression elimination algorithm for realizing low-complexity higher order digital filters. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 27(2), 217–229 (2008)
Mahesh, R., Vinod, A.P.: New reconfigurable architectures for implementing FIR filters with low complexity. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 29(2), 275–288 (2010)
Meher, P.K.: Hardware-efficient systolization of DA-based calculation of finite digital convolution. IEEE Trans. Circuits Syst. II Express Briefs 53(8), 707–711 (2006)
Meher, P.K.: New approach to look-up-table design and memory-based realization of FIR digital filter. IEEE Trans. Circuits Syst. I Regul. Pap. 57(3), 592–603 (2010)
Meher, P.K., Pan, Y.: MCM-based implementation of block FIR filters for high-speed and low-power applications. In: 2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip (VLSI-SoC), pp. 118–121. IEEE (2011)
Mohanty, B.K., Meher, P.K.: A high-performance FIR filter architecture for fixed and reconfigurable applications. IEEE Trans. Very Large Scale Integr. VLSI Syst. 24(2), 444–452 (2016)
Park, J., Jeong, W., Mahmoodi-Meimand, H., Wang, Y., Choo, H., Roy, K.: Computation sharing programmable FIR filter for low-power and high-performance applications. IEEE J. Solid-State Circuits 39(2), 348–357 (2004)
Park, S.Y., Meher, P.K.: Efficient FPGA and ASIC realizations of a DA-based reconfigurable FIR digital filter. IEEE Trans. Circuits Syst. II Express Briefs 61(7), 511–515 (2014)
White, S.A.: Applications of distributed arithmetic to digital signal processing: a tutorial review. IEEE ASSP Mag. 6(3), 4–19 (1989)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2017 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Ali, N., Garg, B. (2017). New Energy Efficient Reconfigurable FIR Filter Architecture and Its VLSI Implementation. In: Kaushik, B., Dasgupta, S., Singh, V. (eds) VLSI Design and Test. VDAT 2017. Communications in Computer and Information Science, vol 711. Springer, Singapore. https://doi.org/10.1007/978-981-10-7470-7_51
Download citation
DOI: https://doi.org/10.1007/978-981-10-7470-7_51
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-10-7469-1
Online ISBN: 978-981-10-7470-7
eBook Packages: Computer ScienceComputer Science (R0)