Abstract
A Network-on-Chip (NoC) is a new design in a complex system on chip (SoC) designs that provide efficient on-chip communication between networks. The design of router in NoC must be an efficient one with a lower latency and higher throughput. As the size of on-chip network grows, the distance between the cores increases in 2D NoC so the area has created the necessity to seek alternatives to the existing 2D NoCs. Exploiting the vertical dimension and migrating to 3D NoCs introduces novel structures that enable significant performance improvements over the conventional solution. So here it is the necessity of routing algorithms implementation for 3D NoCs. Using the routing table for routing in 3D NoC will increase the area of NoC because it needs memory for routing purpose. LBDR is an implementation method which is a solution of this area overhead problem. LBDR implements the routing logic without the using of routing tables at each port. LBDR enable the distributed implementation of any routing algorithm. Proposed 3D LBDR support all the algorithm which provides the minimal paths. Our proposed 3D LBDR routing implementation logic show the better handling of internal switch restriction using \(R_{xx}\) bits than [6]. We are getting the throughput, average latency, and power regarding the conventional deterministic algorithm. We have also analyzed the area and power of both 2D-LBDR and 3D LBDR through hardware logic.
Supported by organization x.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsReferences
Bishnoi, R., Laxmi, V., Gaur, M.S., Flich, J.: \(d^{2}\) LBDR: distance-driven routing to handle permanent failures in 2D mesh NOCs. In: 2015 Design, Automation Test in Europe Conference Exhibition, pp. 800–805, March 2015
Bolotin, E., Cidon, I., Ginosar, R., Kolodny, A.: Routing table minimization for irregular mesh NOCs. In: 2007 Design, Automation Test in Europe Conference Exhibition, pp. 1–6, April 2007. https://doi.org/10.1109/DATE.2007.364414
Flich, J., Duato, J.: Logic-based distributed routing for NOCs. IEEE Comput. Archit. Lett. 7(1), 13–16 (2008). https://doi.org/10.1109/L-CA.2007.16
Gupta, N., Kumar, M., Laxmi, V., Gaur, M.S., Zwolinski, M.: \(\sigma \)LBDR: congestion-aware logic based distributed routing for 2D NOC. In: 2015 19th International Symposium on VLSI Design and Test (VDAT), pp. 1–6, June 2015. https://doi.org/10.1109/ISVDAT.2015.7208058
Jerger, N.E., Peh, L.S.: On-Chip Networks. Morgan & Claypool Publishers, San Rafael (2009)
Niazmand, B., Azad, S.P., Flich, J., Raik, J., Jervan, G., Hollstein, T.: Logic-based implementation of fault-tolerant routing in 3D network-on-chips. In: 2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS), pp. 1–8, August 2016. https://doi.org/10.1109/NOCS.2016.7579317
NIRGAM
Rodrigo, S., Medardoni, S., Flich, J., Bertozzi, D., Duato, J.: Efficient implementation of distributed routing algorithms for NOCs. IET Comput. Digit. Tech. 3(5), 460–475 (2009). https://doi.org/10.1049/iet-cdt.2008.0092
Singh, J.K., Swain, A.K., Reddy, T.N.K., Mahapatra, K.K.: Performance evalulation of different routing algorithms in network on chip. In: 2013 IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia), pp. 180–185, December 2013. https://doi.org/10.1109/PrimeAsia.2013.6731201
Zhou, J., Li, H., Wang, T., Li, X.: LOFT: a low-overhead fault-tolerant routing scheme for 3D NOCs. Integr. VLSI J. 52, 41–50 (2016). https://doi.org/10.1016/j.vlsi.2015.08.002
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Sharma, A., Tailor, M., Bhargava, L., Gaur, M.S. (2019). 3D LBDR: Logic-Based Distributed Routing for 3D NoC. In: Rajaram, S., Balamurugan, N., Gracia Nirmala Rani, D., Singh, V. (eds) VLSI Design and Test. VDAT 2018. Communications in Computer and Information Science, vol 892. Springer, Singapore. https://doi.org/10.1007/978-981-13-5950-7_40
Download citation
DOI: https://doi.org/10.1007/978-981-13-5950-7_40
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-13-5949-1
Online ISBN: 978-981-13-5950-7
eBook Packages: Computer ScienceComputer Science (R0)