Abstract
Design of TFETs, with gate-drain underlap (Lun), exhibit suppressed off-state leakage and ambipolar conduction, thereby achieving larger on-to-off current ratio. In this work, through TCAD simulation study, we proposed an optimum value for gate-drain underlap length (Lun), and highlighted the advantages of designing TFETs with gate-drain underlap. Simulation framework was developed for both homojunction and heterojunction TFETs. The device design for both types of TFETs, considered similar doping profiles. The optimum value for Lun was determined to be half the gate length (Lg) from the DC characteristics, with little dependence of off-state leakage on the drain voltage. In the simulation study we also focused on the effect of the drain doping, and the gate length (Lg) on the performance of drain underlapped TFETs. The simulation study has been extensively performed on Ultra-Thin Body (UTB) III-V homojunction TFET and Ultra-Thin Body-Silicon On insulator (UTBSOI) Staggered gap (SG) III-V heterojunction TFET.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsReferences
Mayer, T.S., Datta, S., Narayanan, V.K.: Very low energy dissipation computing using tunneling injected nonequillibrium ballistic carriers. SRC, P061953, November 2011
Memisic, E.: Vertical III-V Nanowire Tunnel Field-Effect Transistor. https://lup.lub.lu.se/search/publication/c40eab84-1f8f-469b-bc64-889e9514f4d0
Krishna Mohan, T., Kim, D., Raghunathan, S., Saraswat, K.: IEDM Tech. Digest 947 (2008)
Riel, H., et al.: InAs-Si heterojunction nanowire tunnel diodes and tunnel FETs. In: IEDM (2012). (13384078)
Moselund, K.E., et al.: InAs-Si nanowire heterojunction tunnel FETs. IEEE Electron Device Lett. 33(10), 1453–1455 (2012)
Luisier, M., Klimeck, G.: Atomistic full-band design study of InAs band-to-band tunneling field-effect transistors. IEEE Electron Device Lett. 30(6), 602–604 (2009)
Sentaurus Device User Guide Version E-2010.12, 2010359
Lee, J.S., et al.: Simulation study on effect of drain underlap in gate-all-around tunneling field-effect transistors. Curr. Appl. Phys. 13(6), 1143–1149 (2013)
Fransley, W.R.: Band prof, 2009, University of Texas at Dallas
Lu, Y., et al.: Performance of AlGaSb/InAs TFETs with gate electric field and tunneling direction aligned. IEEE Electron Device Lett. 33(5), 655–657 (2012)
Cutaia, D., et al.: Vertical InAs-Si gate-all-around tunnel FETs integrated on Si using selective epitaxy in nanotube templates. IEEE J. Electron Devices Soc. 3(3), 176–183 (2015)
Verhulst, A.S., Vandenberghe, W.G., Maex, K., Groeseneken, G.: Appl. Phys. Lett. 91, 053102 (2007)
Xu, P., et al.: Compact model for double-gate tunnel FETs with gate–drain underlap. IEEE Trans. Electron Devices 64(12), 5242–5248 (2017)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Yempada, V.A.R., Jandhyala, S. (2019). Simulation Study of III-V Lateral Tunnel FETs with Gate-Drain Underlap. In: Sengupta, A., Dasgupta, S., Singh, V., Sharma, R., Kumar Vishvakarma, S. (eds) VLSI Design and Test. VDAT 2019. Communications in Computer and Information Science, vol 1066. Springer, Singapore. https://doi.org/10.1007/978-981-32-9767-8_59
Download citation
DOI: https://doi.org/10.1007/978-981-32-9767-8_59
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-32-9766-1
Online ISBN: 978-981-32-9767-8
eBook Packages: Computer ScienceComputer Science (R0)