
**STATIC CROSSTALK-NOISE
ANALYSIS**
For Deep Sub-Micron Digital Designs

**STATIC CROSSTALK-NOISE
ANALYSIS**
For Deep Sub-Micron Digital Designs

by

Pinhong Chen
Cadence Design Systems, Inc.
Desmond A. Kirkpatrick
Intel Corporation
Kurt Keutzer
University of California, Berkeley

KLUWER ACADEMIC PUBLISHERS
NEW YORK, BOSTON, DORDRECHT, LONDON, MOSCOW

eBook ISBN: 1-4020-8092-1
Print ISBN: 1-4020-8091-3

©2004 Kluwer Academic Publishers
New York, Boston, Dordrecht, London, Moscow

Print ©2004 Kluwer Academic Publishers
Boston

All rights reserved

No part of this eBook may be reproduced or transmitted in any form or by any means, electronic, mechanical, recording, or otherwise, without written consent from the Publisher

Created in the United States of America

Visit Kluwer Online at: <http://kluweronline.com>
and Kluwer's eBookstore at: <http://ebooks.kluweronline.com>

Contents

| | |
|--------------------------------------|------|
| List of Figures | xi |
| List of Tables | xv |
| Preface | xvii |
| 1. INTRODUCTION | 1 |
| 1 Motivation | 1 |
| 1.1 Process Trends | 2 |
| 1.2 CMOS Circuitry | 3 |
| 2 Background and Crosstalk Effects | 4 |
| 2.1 Static Timing Analysis | 4 |
| 2.2 Crosstalk Effects | 5 |
| 2.3 Functional Failure | 6 |
| 2.4 Timing Variation | 7 |
| 3 Search Space Pruning | 8 |
| 3.1 Spatial Pruning | 8 |
| 3.2 Electrical Pruning | 9 |
| 3.3 Temporal Pruning | 10 |
| 3.4 Functional Pruning | 11 |
| 3.5 Problem Complexity v.s. Accuracy | 12 |
| 4 Overview | 13 |

| | | |
|-------|--|----|
| 2. | MILLER FACTOR COMPUTATION FOR COUPLING DELAY | 15 |
| 1 | Introduction | 15 |
| 2 | Gate Driving and Coupling Model | 18 |
| 2.1 | Nonlinearity of Driver Model | 19 |
| 2.2 | Driver Modeling | 21 |
| 3 | Decoupling Approximation | 21 |
| 3.1 | Coupling Model | 22 |
| 3.1.1 | Bounds | 22 |
| 3.2 | Simple Iterative Approach | 24 |
| 3.2.1 | Convergence of the Simple Iterative Approach | 25 |
| 3.3 | Newton-Raphson Iteration for Miller Factor | 26 |
| 3.4 | Multiple Miller Factors for Multiple Coupling Nets | 28 |
| 3.5 | Slew Rate (Transition Time) Calculation | 30 |
| 4 | Nonzero Initial Voltage Correction | 30 |
| 4.1 | Glitch Waveform Approximation | 31 |
| 5 | Experimental Results | 32 |
| 6 | Review of Conservatism | 33 |
| 7 | Conclusion | 34 |
| 3. | CONVERGENCE OF SWITCHING WINDOW COMPUTATION | 37 |
| 1 | Introduction | 37 |
| 2 | Background | 39 |
| 2.1 | Simple Upper and Lower Bounds for Switching Windows | 41 |
| 3 | Fixed Point Computation | 42 |
| 3.1 | Formulation | 42 |

| | | |
|-----|---|----|
| 3.2 | Fixed Point Iteration for Switching Windows Computation | 43 |
| 3.3 | Multiple Convergence Points and Unstable Fixed Point | 46 |
| 3.4 | Tightening Bounds | 47 |
| 4 | Coupling Models | 49 |
| 4.1 | Noise Calculation Model | 50 |
| 4.2 | Switching Windows Overlapping Model | 51 |
| 4.3 | Discontinuity in Discrete Models | 52 |
| 4.4 | Error Bound between Discrete and Continuous Models | 53 |
| 4.5 | Non-Monotone Property | 54 |
| 5 | Convergence of Switching Windows Computation | 55 |
| 5.1 | Proof of Convergence | 55 |
| 5.2 | Computational Complexity | 57 |
| 5.3 | Convergence Rate | 58 |
| 5.4 | Least Evaluation of Coupling RC Networks | 59 |
| 5.5 | Speed-up of Convergence | 60 |
| 6 | Conclusion | 60 |
| 4. | SPEEDING-UP SWITCHING WINDOW COMPUTATION | 61 |
| 1 | Introduction | 61 |
| 2 | Background and Definitions | 62 |
| 2.1 | Piecewise Linear Waveform | 64 |
| 3 | Multiple Aggressor Alignment Problem | 65 |
| 4 | Coupling Delay Computation in Presence of Crosstalk Noise | 67 |
| 4.1 | Algorithm | 67 |
| 4.2 | Convergence of Our Algorithm | 69 |
| 4.3 | Properties of Our Algorithm | 72 |

| | | |
|------|--|----|
| viii | <i>STATIC CROSSTALK NOISE ANALYSIS FOR DSM DESIGNS</i> | |
| 4.4 | Event Pruning | 72 |
| 4.5 | Scheduling Technique | 73 |
| 5 | Experimental Results | 74 |
| 6 | Review of Conservativism | 77 |
| 7 | Conclusion | 77 |
| 5. | REFINEMENT OF SWITCHING WINDOWS | 79 |
| 1 | Introduction | 80 |
| 2 | Formulation and Algorithm | 81 |
| 2.1 | Arrival Time Uncertainty in Interconnect | 83 |
| 2.2 | Switching Window Density | 84 |
| 2.3 | Input Timing Uncertainty | 84 |
| 2.4 | Complexity | 85 |
| 2.5 | Implementation Consideration | 85 |
| 3 | Resolution and Truncation Errors | 85 |
| 4 | Experimental Results | 87 |
| 5 | Consideration of Slew Rates | 88 |
| 6 | Property of Time Slots and Conservativism | 89 |
| 7 | Conclusion | 89 |
| 6. | FUNCTIONAL CROSSTALK ANALYSIS | 91 |
| 1 | Introduction | 91 |
| 2 | Approaches and Related Work | 92 |
| 3 | Vector Pair Searching Algorithm | 94 |
| 3.1 | Overview | 94 |
| 3.2 | BCOP: Boolean Constrained Optimization Problem | 94 |
| 3.3 | Constructing Circuit via SAT | 95 |

| | | |
|-------|---|-----|
| 3.4 | Maximum Noise under the Zero-Delay Model | 96 |
| 3.5 | Fixed Delay Circuit Construction via SAT | 97 |
| 3.5.1 | Using Timed Boolean Variables | 98 |
| 3.5.2 | Translation of Maximum Coupling Effects into an Objective Function | 99 |
| 3.5.3 | Boolean Constrained Optimization Problem | 100 |
| 3.5.4 | Discrete Required Time Analysis | 101 |
| 3.5.5 | Structural Hashing | 101 |
| 3.5.6 | Coarse Quantum Time | 102 |
| 3.5.7 | Boolean Constraint Relaxation | 102 |
| 4 | Experimental Results | 102 |
| 5 | Future Work | 104 |
| 6 | Conservativism Consideration | 105 |
| 7 | Conclusions | 106 |
| 7. | CONCLUSIONS | 107 |
| | References | 109 |

List of Figures

| | | |
|------|---|----|
| 1.1 | Metal Wire Aspect Ratio Change over Technologies | 2 |
| 1.2 | Metal Wire Aspect Ratio Change over Technologies | 3 |
| 1.3 | Input-Output Transfer Curve of a CMOS Inverter | 4 |
| 1.4 | AC current injected from an aggressor | 5 |
| 1.5 | Crosstalk inducing functional failure | 6 |
| 1.6 | Crosstalk inducing timing variation | 7 |
| 1.7 | Switching window example | 8 |
| 1.8 | Noise Level Model | 9 |
| 1.9 | Temporal Relationship between Victim Net and Aggressor Nets | 11 |
| 1.10 | Complexity of Crosstalk Noise Analysis | 13 |
| 1.11 | Complexity of Crosstalk Noise Analysis | 13 |
| 2.1 | Miller Effect Circuit | 16 |
| 2.2 | Coupling Circuit | 18 |
| 2.3 | Linear Driver Model | 19 |

| | | |
|------|---|----|
| 2.4 | (a) Nonlinear conductance varies during signal transition over time for different loadings. (b) Nonlinear conductance vs. output voltage during signal transition for different loadings | 20 |
| 2.5 | Original victim waveform and varying noise due to varying aggressor arrival times | 20 |
| 2.6 | Decoupling Approximation Circuit | 21 |
| 2.7 | (a) ΔV_{a_i} used to calculate the Miller factor for the coupling delay. (b) ΔV_a vs. τ_v , denoted as $G_{\Delta V_a}(\tau_v)$, where Δt accounts for the time difference between the rise(fall) time of the victim and the aggressor. | 23 |
| 2.8 | Miller factor vs. effective capacitance, assuming $\Delta V_v = V_{th} = 0.5V_{DD}$ | 25 |
| 2.9 | Comparison of the number of iterations of Simple Iterative Approach and Newton-Raphson iteration | 27 |
| 2.10 | A case for Simple Iterative Approach to take 43 iterations to converge. | 28 |
| 2.11 | Comparison of the number of iterations for Simple Iterative Approach and Newton-Raphson Iterations with 2 coupling nets. | 29 |
| 2.12 | Comparison of the number of iterations for Simple Iterative Approach and Newton-Raphson Iterations with 4 coupling nets. | 30 |
| 2.13 | (a) Undershoot Waveform (b) Undershoot Circuit | 31 |
| 2.14 | Experiment for Undershoot Modeling | 32 |
| 2.15 | Victim delay vs. aggressor's arrival time | 33 |
| 2.16 | Victim delay vs. aggressor's ramp time | 34 |
| 2.17 | Example of waveform response | 35 |
| 3.1 | θ function to represent the overlapping | 39 |

| | | |
|------|--|----|
| 3.2 | Variables to represent delays in a coupling subcircuit | 40 |
| 3.3 | Bounds for switching window | 41 |
| 3.4 | A circuit example for multiple convergence points | 45 |
| 3.5 | Realizable arrival time function | 45 |
| 3.6 | Multiple convergence points | 46 |
| 3.7 | Determination of the worst delta delay caused by crosstalk noise | 50 |
| 3.8 | Discontinuity in noise $f(x)$ when using a discrete model | 52 |
| 3.9 | Error incurred due to a discrete model | 53 |
| 3.10 | Reducing a gate delay resulting in a longer path delay | 54 |
| 3.11 | Floating mode delay model | 55 |
| 3.12 | A decreasing portion resulting in non-convergence | 56 |
| 3.13 | Extending the aggressor's switching window to infinity | 57 |
| 3.14 | Local divergence | 59 |
| 4.1 | Min/Max Timing | 63 |
| 4.2 | Propagation/Coupled Delay | 63 |
| 4.3 | Sensitive Min/Max Windows | 64 |
| 4.4 | Maximum Delay under Coupling Effect | 66 |
| 4.5 | Sliding Noise and Envelope Waveform | 66 |
| 4.6 | Coupling/Driving Events | 68 |
| 4.7 | Transitive Fanout as an Aggressor | 70 |
| 4.8 | $t_i^{cpl,min}$ Function of $t_j^{ppg,min}$ and convergence | 71 |
| 4.9 | Convergence of $t_i^{cpl,min}$ and $t_j^{ppg,min}$ | 71 |
| 4.10 | $t_i^{cpl,max}$ Function of $t_j^{ppg,max}$ | 72 |
| 5.1 | Continuous Switching Windows | 81 |
| 5.2 | Discontinuous Switching Windows | 81 |
| 5.3 | Gate delay and interconnect delay variables | 82 |

| | | |
|-----|---|-----|
| 5.4 | Finer slot gets more noise violations | 86 |
| 6.1 | Signal Integrity and Delay Degradation | 94 |
| 6.2 | Characteristic Function of an AND Gate | 95 |
| 6.3 | Conjunction of Characteristic Functions | 96 |
| 6.4 | Timed Boolean Variable Example | 98 |
| 6.5 | Waveform of Example Circuit in Figure 6.8 | 99 |
| 6.6 | Variable Reuse for an Inverter | 101 |
| 6.7 | Variable Reuse | 102 |

List of Tables

| | | |
|-----|---|-----|
| 4.1 | Result for ISCAS85 Combinational Circuits | 75 |
| 4.2 | Initial values affects the number of coupling computations | 75 |
| 4.3 | Performance for Different Scheduling Approaches | 76 |
| 4.4 | Results for $0.25\mu\text{m}$ process implementation of ISCAS85 combinational circuits | 76 |
| 5.1 | Slot size effect on the number of noise violations. | 86 |
| 5.2 | Comparison of continuous switching window and time slot approach on the number of noise violations. | 87 |
| 6.1 | Comparison of Maximum Noise Bound(Maximum ΔV_v) | 104 |

Preface

As the feature sizes decrease in deep sub-micron circuit designs, coupling capacitance dominates total capacitance, and crosstalk noise problems become significant and responsible for major timing variations and signal integrity issues.

Timing analysis is an important method to verify that a chip can meet performance requirements. Given a circuit network and its component models, timing analysis calculates signal propagation delay to verify whether the results can be delivered on time at the outputs. Unlike dynamic timing analysis, static timing analysis uses a vectorless approach to analyze the network topology without simulation. Traditional static timing analysis ignores cross coupling effects between wires, or approximates the coupling capacitance by a 2X (Miller factor) grounded decoupled capacitance to account for the worst case delay. This approach not only reduces delay calculation accuracy, but can also be shown to underestimate the delay in certain scenarios. We propose an efficient method to estimate this Miller factor so that the delay response of a decoupled circuit model can emulate the original coupling circuit. Under the assumptions of zero initial voltage, equal charge transfer, and $0.5V_{DD}$ as the switching threshold voltage, an upper bound of 3X for maximum delay and a lower bound of -1X for minimum delay is proven.

Crosstalk coupling is also very sensitive to switching windows, in which signal nets can make transitions. It is the signal switching that causes the wire to inject extra current to its neighboring wires and affect their signal delay or arrival times. Thus, it is important to capture the switching windows for evaluating the crosstalk effect. However, the switching windows again depends on the signal arrival times. The way to resolve this mutual dependency is through iterations. We will build the theoretical foundation to analyze the nature of these iterations considering modeling, accuracy, and mathematical properties and also propose effective ways to converge these iterations. A time slot approach is used to reduce pessimism of crosstalk analysis.

Crosstalk is also subject to functional correlation which is similar to the false path problem (i.e., the neighboring wires might not switch all at the same time in the same direction due to logic correlation). To evaluate a maximum crosstalk noise, we must search and compute the logic condition that produces the maximum peak noise. A conservative approach assumes every net can switch at the same time in the same direction, while the approach we propose can eliminate this false switching combination. A similar idea arises in timing analysis to eliminate false paths. However, the maximum crosstalk problem is even more complicated due to its optimization nature and interaction across a large set of signals.

The goal of this work is to achieve a computationally efficient, accurate, but conservative approach to crosstalk analysis for digital circuits.